File Manager

003 File Manager

Current Path: /usr/src/contrib/llvm-project/llvm/lib/Target/ARC

usr / src / contrib / llvm-project / llvm / lib / Target / ARC /

📁 ..
📄 ARC.h(1.04 KB)
📄 ARC.td(707 B)
📄 ARCAsmPrinter.cpp(2.25 KB)
📄 ARCBranchFinalize.cpp(5.37 KB)
📄 ARCCallingConv.td(1.7 KB)
📄 ARCExpandPseudos.cpp(2.94 KB)
📄 ARCFrameLowering.cpp(18.97 KB)
📄 ARCFrameLowering.h(2.78 KB)
📄 ARCISelDAGToDAG.cpp(6.16 KB)
📄 ARCISelLowering.cpp(28.15 KB)
📄 ARCISelLowering.h(4.09 KB)
📄 ARCInstrFormats.td(26.21 KB)
📄 ARCInstrInfo.cpp(14.94 KB)
📄 ARCInstrInfo.h(4.15 KB)
📄 ARCInstrInfo.td(34.68 KB)
📄 ARCMCInstLower.cpp(3.67 KB)
📄 ARCMCInstLower.h(1.29 KB)
📄 ARCMachineFunctionInfo.cpp(464 B)
📄 ARCMachineFunctionInfo.h(1.87 KB)
📄 ARCOptAddrMode.cpp(16.16 KB)
📄 ARCRegisterInfo.cpp(8 KB)
📄 ARCRegisterInfo.h(1.78 KB)
📄 ARCRegisterInfo.td(2.89 KB)
📄 ARCSubtarget.cpp(1.02 KB)
📄 ARCSubtarget.h(2.03 KB)
📄 ARCTargetMachine.cpp(2.98 KB)
📄 ARCTargetMachine.h(1.64 KB)
📄 ARCTargetStreamer.h(726 B)
📄 ARCTargetTransformInfo.h(1.92 KB)
📁 Disassembler
📁 MCTargetDesc
📁 TargetInfo

Editing: ARCInstrInfo.h

//===- ARCInstrInfo.h - ARC Instruction Information -------------*- C++ -*-===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file contains the ARC implementation of the TargetInstrInfo class.
//
//===----------------------------------------------------------------------===//

#ifndef LLVM_LIB_TARGET_ARC_ARCINSTRINFO_H
#define LLVM_LIB_TARGET_ARC_ARCINSTRINFO_H

#include "ARCRegisterInfo.h"
#include "llvm/CodeGen/TargetInstrInfo.h"

#define GET_INSTRINFO_HEADER
#include "ARCGenInstrInfo.inc"

namespace llvm {

class ARCSubtarget;

class ARCInstrInfo : public ARCGenInstrInfo {
  const ARCRegisterInfo RI;
  virtual void anchor();

public:
  ARCInstrInfo();

const ARCRegisterInfo &getRegisterInfo() const { return RI; }

/// If the specified machine instruction is a direct
  /// load from a stack slot, return the virtual or physical register number of
  /// the destination along with the FrameIndex of the loaded stack slot.  If
  /// not, return 0.  This predicate must return 0 if the instruction has
  /// any side effects other than loading from the stack slot.
  unsigned isLoadFromStackSlot(const MachineInstr &MI,
                               int &FrameIndex) const override;

/// If the specified machine instruction is a direct
  /// store to a stack slot, return the virtual or physical register number of
  /// the source reg along with the FrameIndex of the loaded stack slot.  If
  /// not, return 0.  This predicate must return 0 if the instruction has
  /// any side effects other than storing to the stack slot.
  unsigned isStoreToStackSlot(const MachineInstr &MI,
                              int &FrameIndex) const override;

unsigned getInstSizeInBytes(const MachineInstr &MI) const override;

bool analyzeBranch(MachineBasicBlock &MBB, MachineBasicBlock *&TBB,
                     MachineBasicBlock *&FBB,
                     SmallVectorImpl<MachineOperand> &Cond,
                     bool AllowModify) const override;

unsigned insertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB,
                        MachineBasicBlock *FBB, ArrayRef<MachineOperand> Cond,
                        const DebugLoc &dl,
                        int *BytesAdded = nullptr) const override;

unsigned removeBranch(MachineBasicBlock &MBB,
                        int *BytesRemoved = nullptr) const override;

void copyPhysReg(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,
                   const DebugLoc &dl, MCRegister DestReg, MCRegister SrcReg,
                   bool KillSrc) const override;

void storeRegToStackSlot(MachineBasicBlock &MBB,
                           MachineBasicBlock::iterator MI, Register SrcReg,
                           bool isKill, int FrameIndex,
                           const TargetRegisterClass *RC,
                           const TargetRegisterInfo *TRI) const override;

void loadRegFromStackSlot(MachineBasicBlock &MBB,
                            MachineBasicBlock::iterator MI, Register DestReg,
                            int FrameIndex, const TargetRegisterClass *RC,
                            const TargetRegisterInfo *TRI) const override;

bool
  reverseBranchCondition(SmallVectorImpl<MachineOperand> &Cond) const override;

bool isPostIncrement(const MachineInstr &MI) const override;

// ARC-specific
  bool isPreIncrement(const MachineInstr &MI) const;

virtual bool getBaseAndOffsetPosition(const MachineInstr &MI,
                                        unsigned &BasePos,
                                        unsigned &OffsetPos) const override;

// Emit code before MBBI to load immediate value into physical register Reg.
  // Returns an iterator to the new instruction.
  MachineBasicBlock::iterator loadImmediate(MachineBasicBlock &MBB,
                                            MachineBasicBlock::iterator MI,
                                            unsigned Reg, uint64_t Value) const;
};

} // end namespace llvm

#endif // LLVM_LIB_TARGET_ARC_ARCINSTRINFO_H

003 File Manager

Editing: ARCInstrInfo.h

Upload File

Create Folder