File Manager

003 File Manager

Current Path: /usr/src/contrib/llvm-project/lldb/source/Plugins/Process/Utility

usr / src / contrib / llvm-project / lldb / source / Plugins / Process / Utility /

📁 ..
📄 ARMDefines.h(6.17 KB)
📄 ARMUtils.h(10.38 KB)
📄 AuxVector.cpp(3.61 KB)
📄 AuxVector.h(3 KB)
📄 DynamicRegisterInfo.cpp(29.35 KB)
📄 DynamicRegisterInfo.h(3.3 KB)
📄 FreeBSDSignals.cpp(5.48 KB)
📄 FreeBSDSignals.h(802 B)
📄 GDBRemoteSignals.cpp(648 B)
📄 GDBRemoteSignals.h(893 B)
📄 HistoryThread.cpp(2.79 KB)
📄 HistoryThread.h(2.87 KB)
📄 HistoryUnwind.cpp(2.27 KB)
📄 HistoryUnwind.h(1.42 KB)
📄 InferiorCallPOSIX.cpp(6.44 KB)
📄 InferiorCallPOSIX.h(1.09 KB)
📄 InstructionUtils.h(4.01 KB)
📄 LinuxProcMaps.cpp(4.35 KB)
📄 LinuxProcMaps.h(954 B)
📄 LinuxSignals.cpp(5.43 KB)
📄 LinuxSignals.h(790 B)
📄 MipsLinuxSignals.cpp(5.46 KB)
📄 MipsLinuxSignals.h(816 B)
📄 NativeRegisterContextRegisterInfo.cpp(1.48 KB)
📄 NativeRegisterContextRegisterInfo.h(1.31 KB)
📄 NetBSDSignals.cpp(3.09 KB)
📄 NetBSDSignals.h(795 B)
📄 RegisterContextDarwinConstants.h(852 B)
📄 RegisterContextDarwin_arm.cpp(41.55 KB)
📄 RegisterContextDarwin_arm.h(6.99 KB)
📄 RegisterContextDarwin_arm64.cpp(27.29 KB)
📄 RegisterContextDarwin_arm64.h(6.31 KB)
📄 RegisterContextDarwin_i386.cpp(23.66 KB)
📄 RegisterContextDarwin_i386.h(5.08 KB)
📄 RegisterContextDarwin_x86_64.cpp(26.65 KB)
📄 RegisterContextDarwin_x86_64.h(5.28 KB)
📄 RegisterContextDummy.cpp(3.78 KB)
📄 RegisterContextDummy.h(2.16 KB)
📄 RegisterContextFreeBSD_i386.cpp(2.15 KB)
📄 RegisterContextFreeBSD_i386.h(886 B)
📄 RegisterContextFreeBSD_mips64.cpp(3.43 KB)
📄 RegisterContextFreeBSD_mips64.h(1007 B)
📄 RegisterContextFreeBSD_powerpc.cpp(5.29 KB)
📄 RegisterContextFreeBSD_powerpc.h(1.74 KB)
📄 RegisterContextFreeBSD_x86_64.cpp(4.27 KB)
📄 RegisterContextFreeBSD_x86_64.h(998 B)
📄 RegisterContextHistory.cpp(3.9 KB)
📄 RegisterContextHistory.h(2.23 KB)
📄 RegisterContextLinux_i386.cpp(4.5 KB)
📄 RegisterContextLinux_i386.h(1.07 KB)
📄 RegisterContextLinux_mips.cpp(5.82 KB)
📄 RegisterContextLinux_mips.h(1.14 KB)
📄 RegisterContextLinux_mips64.cpp(7.67 KB)
📄 RegisterContextLinux_mips64.h(1.24 KB)
📄 RegisterContextLinux_s390x.cpp(2.33 KB)
📄 RegisterContextLinux_s390x.h(1.19 KB)
📄 RegisterContextLinux_x86_64.cpp(6.19 KB)
📄 RegisterContextLinux_x86_64.h(1.2 KB)
📄 RegisterContextMach_arm.cpp(2.59 KB)
📄 RegisterContextMach_arm.h(1.32 KB)
📄 RegisterContextMach_i386.cpp(2.13 KB)
📄 RegisterContextMach_i386.h(1.21 KB)
📄 RegisterContextMach_x86_64.cpp(2.24 KB)
📄 RegisterContextMach_x86_64.h(1.24 KB)
📄 RegisterContextMemory.cpp(4.75 KB)
📄 RegisterContextMemory.h(2.71 KB)
📄 RegisterContextNetBSD_i386.cpp(2.87 KB)
📄 RegisterContextNetBSD_i386.h(882 B)
📄 RegisterContextNetBSD_x86_64.cpp(5.49 KB)
📄 RegisterContextNetBSD_x86_64.h(1.06 KB)
📄 RegisterContextOpenBSD_i386.cpp(2.07 KB)
📄 RegisterContextOpenBSD_i386.h(886 B)
📄 RegisterContextOpenBSD_x86_64.cpp(2.78 KB)
📄 RegisterContextOpenBSD_x86_64.h(998 B)
📄 RegisterContextPOSIX_arm.cpp(6.62 KB)
📄 RegisterContextPOSIX_arm.h(2.87 KB)
📄 RegisterContextPOSIX_arm64.cpp(3.03 KB)
📄 RegisterContextPOSIX_arm64.h(2.3 KB)
📄 RegisterContextPOSIX_mips64.cpp(5.75 KB)
📄 RegisterContextPOSIX_mips64.h(2.41 KB)
📄 RegisterContextPOSIX_powerpc.cpp(5.91 KB)
📄 RegisterContextPOSIX_powerpc.h(4.75 KB)
📄 RegisterContextPOSIX_ppc64le.cpp(7.28 KB)
📄 RegisterContextPOSIX_ppc64le.h(2.27 KB)
📄 RegisterContextPOSIX_s390x.cpp(5.67 KB)
📄 RegisterContextPOSIX_s390x.h(2.08 KB)
📄 RegisterContextPOSIX_x86.cpp(22.13 KB)
📄 RegisterContextPOSIX_x86.h(5.31 KB)
📄 RegisterContextThreadMemory.cpp(6.75 KB)
📄 RegisterContextThreadMemory.h(3.71 KB)
📄 RegisterContextWindows_i386.cpp(4.35 KB)
📄 RegisterContextWindows_i386.h(937 B)
📄 RegisterContextWindows_x86_64.cpp(6.78 KB)
📄 RegisterContextWindows_x86_64.h(949 B)
📄 RegisterContext_mips.h(6.85 KB)
📄 RegisterContext_powerpc.h(2.82 KB)
📄 RegisterContext_s390x.h(2.04 KB)
📄 RegisterContext_x86.h(9.61 KB)
📄 RegisterInfoAndSetInterface.h(1.14 KB)
📄 RegisterInfoInterface.h(2.28 KB)
📄 RegisterInfoPOSIX_arm.cpp(3.51 KB)
📄 RegisterInfoPOSIX_arm.h(1.58 KB)
📄 RegisterInfoPOSIX_arm64.cpp(7.83 KB)
📄 RegisterInfoPOSIX_arm64.h(2.27 KB)
📄 RegisterInfoPOSIX_ppc64le.cpp(1.95 KB)
📄 RegisterInfoPOSIX_ppc64le.h(1.02 KB)
📄 RegisterInfos_arm.h(37.11 KB)
📄 RegisterInfos_arm64.h(28.46 KB)
📄 RegisterInfos_i386.h(15.93 KB)
📄 RegisterInfos_mips.h(16.18 KB)
📄 RegisterInfos_mips64.h(23.21 KB)
📄 RegisterInfos_powerpc.h(14.8 KB)
📄 RegisterInfos_ppc64.h(16.62 KB)
📄 RegisterInfos_ppc64le.h(23.77 KB)
📄 RegisterInfos_s390x.h(6.47 KB)
📄 RegisterInfos_x86_64.h(24.31 KB)
📄 StopInfoMachException.cpp(16.87 KB)
📄 StopInfoMachException.h(1.78 KB)
📄 ThreadMemory.cpp(3.04 KB)
📄 ThreadMemory.h(3.22 KB)
📄 lldb-arm-register-enums.h(3.56 KB)
📄 lldb-arm64-register-enums.h(4.87 KB)
📄 lldb-mips-freebsd-register-enums.h(1.62 KB)
📄 lldb-mips-linux-register-enums.h(7.25 KB)
📄 lldb-ppc64-register-enums.h(2.91 KB)
📄 lldb-ppc64le-register-enums.h(4.63 KB)
📄 lldb-s390x-register-enums.h(2.31 KB)
📄 lldb-x86-register-enums.h(7.93 KB)

Editing: ARMUtils.h

//===-- ARMUtils.h ----------------------------------------------*- C++ -*-===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//

#ifndef LLDB_SOURCE_PLUGINS_PROCESS_UTILITY_ARMUTILS_H
#define LLDB_SOURCE_PLUGINS_PROCESS_UTILITY_ARMUTILS_H

#include "ARMDefines.h"
#include "InstructionUtils.h"
#include "llvm/Support/MathExtras.h"

// Common utilities for the ARM/Thumb Instruction Set Architecture.

namespace lldb_private {

static inline uint32_t Align(uint32_t val, uint32_t alignment) {
  return alignment * (val / alignment);
}

static inline uint32_t DecodeImmShift(const uint32_t type, const uint32_t imm5,
                                      ARM_ShifterType &shift_t) {
  switch (type) {
  default:
  // assert(0 && "Invalid shift type");
  case 0:
    shift_t = SRType_LSL;
    return imm5;
  case 1:
    shift_t = SRType_LSR;
    return (imm5 == 0 ? 32 : imm5);
  case 2:
    shift_t = SRType_ASR;
    return (imm5 == 0 ? 32 : imm5);
  case 3:
    if (imm5 == 0) {
      shift_t = SRType_RRX;
      return 1;
    } else {
      shift_t = SRType_ROR;
      return imm5;
    }
  }
  shift_t = SRType_Invalid;
  return UINT32_MAX;
}

// A8.6.35 CMP (register) -- Encoding T3
// Convenience function.
static inline uint32_t DecodeImmShiftThumb(const uint32_t opcode,
                                           ARM_ShifterType &shift_t) {
  return DecodeImmShift(Bits32(opcode, 5, 4),
                        Bits32(opcode, 14, 12) << 2 | Bits32(opcode, 7, 6),
                        shift_t);
}

// A8.6.35 CMP (register) -- Encoding A1
// Convenience function.
static inline uint32_t DecodeImmShiftARM(const uint32_t opcode,
                                         ARM_ShifterType &shift_t) {
  return DecodeImmShift(Bits32(opcode, 6, 5), Bits32(opcode, 11, 7), shift_t);
}

static inline uint32_t DecodeImmShift(const ARM_ShifterType shift_t,
                                      const uint32_t imm5) {
  ARM_ShifterType dont_care;
  return DecodeImmShift(shift_t, imm5, dont_care);
}

static inline ARM_ShifterType DecodeRegShift(const uint32_t type) {
  switch (type) {
  default:
    // assert(0 && "Invalid shift type");
    return SRType_Invalid;
  case 0:
    return SRType_LSL;
  case 1:
    return SRType_LSR;
  case 2:
    return SRType_ASR;
  case 3:
    return SRType_ROR;
  }
}

static inline uint32_t LSL_C(const uint32_t value, const uint32_t amount,
                             uint32_t &carry_out, bool *success) {
  if (amount == 0) {
    *success = false;
    return 0;
  }
  *success = true;
  carry_out = amount <= 32 ? Bit32(value, 32 - amount) : 0;
  return value << amount;
}

static inline uint32_t LSL(const uint32_t value, const uint32_t amount,
                           bool *success) {
  *success = true;
  if (amount == 0)
    return value;
  uint32_t dont_care;
  uint32_t result = LSL_C(value, amount, dont_care, success);
  if (*success)
    return result;
  else
    return 0;
}

static inline uint32_t LSR_C(const uint32_t value, const uint32_t amount,
                             uint32_t &carry_out, bool *success) {
  if (amount == 0) {
    *success = false;
    return 0;
  }
  *success = true;
  carry_out = amount <= 32 ? Bit32(value, amount - 1) : 0;
  return value >> amount;
}

static inline uint32_t LSR(const uint32_t value, const uint32_t amount,
                           bool *success) {
  *success = true;
  if (amount == 0)
    return value;
  uint32_t dont_care;
  uint32_t result = LSR_C(value, amount, dont_care, success);
  if (*success)
    return result;
  else
    return 0;
}

static inline uint32_t ASR_C(const uint32_t value, const uint32_t amount,
                             uint32_t &carry_out, bool *success) {
  if (amount == 0 || amount > 32) {
    *success = false;
    return 0;
  }
  *success = true;
  bool negative = BitIsSet(value, 31);
  if (amount <= 32) {
    carry_out = Bit32(value, amount - 1);
    int64_t extended = llvm::SignExtend64<32>(value);
    return UnsignedBits(extended, amount + 31, amount);
  } else {
    carry_out = (negative ? 1 : 0);
    return (negative ? 0xffffffff : 0);
  }
}

static inline uint32_t ASR(const uint32_t value, const uint32_t amount,
                           bool *success) {
  *success = true;
  if (amount == 0)
    return value;
  uint32_t dont_care;
  uint32_t result = ASR_C(value, amount, dont_care, success);
  if (*success)
    return result;
  else
    return 0;
}

static inline uint32_t ROR_C(const uint32_t value, const uint32_t amount,
                             uint32_t &carry_out, bool *success) {
  if (amount == 0) {
    *success = false;
    return 0;
  }
  *success = true;
  uint32_t amt = amount % 32;
  uint32_t result = Rotr32(value, amt);
  carry_out = Bit32(value, 31);
  return result;
}

static inline uint32_t ROR(const uint32_t value, const uint32_t amount,
                           bool *success) {
  *success = true;
  if (amount == 0)
    return value;
  uint32_t dont_care;
  uint32_t result = ROR_C(value, amount, dont_care, success);
  if (*success)
    return result;
  else
    return 0;
}

static inline uint32_t RRX_C(const uint32_t value, const uint32_t carry_in,
                             uint32_t &carry_out, bool *success) {
  *success = true;
  carry_out = Bit32(value, 0);
  return Bit32(carry_in, 0) << 31 | Bits32(value, 31, 1);
}

static inline uint32_t RRX(const uint32_t value, const uint32_t carry_in,
                           bool *success) {
  *success = true;
  uint32_t dont_care;
  uint32_t result = RRX_C(value, carry_in, dont_care, success);
  if (*success)
    return result;
  else
    return 0;
}

static inline uint32_t Shift_C(const uint32_t value, ARM_ShifterType type,
                               const uint32_t amount, const uint32_t carry_in,
                               uint32_t &carry_out, bool *success) {
  if (type == SRType_RRX && amount != 1) {
    *success = false;
    return 0;
  }
  *success = true;

if (amount == 0) {
    carry_out = carry_in;
    return value;
  }
  uint32_t result;
  switch (type) {
  case SRType_LSL:
    result = LSL_C(value, amount, carry_out, success);
    break;
  case SRType_LSR:
    result = LSR_C(value, amount, carry_out, success);
    break;
  case SRType_ASR:
    result = ASR_C(value, amount, carry_out, success);
    break;
  case SRType_ROR:
    result = ROR_C(value, amount, carry_out, success);
    break;
  case SRType_RRX:
    result = RRX_C(value, carry_in, carry_out, success);
    break;
  default:
    *success = false;
    break;
  }
  if (*success)
    return result;
  else
    return 0;
}

static inline uint32_t Shift(const uint32_t value, ARM_ShifterType type,
                             const uint32_t amount, const uint32_t carry_in,
                             bool *success) {
  // Don't care about carry out in this case.
  uint32_t dont_care;
  uint32_t result = Shift_C(value, type, amount, carry_in, dont_care, success);
  if (*success)
    return result;
  else
    return 0;
}

static inline uint32_t bits(const uint32_t val, const uint32_t msbit,
                            const uint32_t lsbit) {
  return Bits32(val, msbit, lsbit);
}

static inline uint32_t bit(const uint32_t val, const uint32_t msbit) {
  return bits(val, msbit, msbit);
}

static uint32_t ror(uint32_t val, uint32_t N, uint32_t shift) {
  uint32_t m = shift % N;
  return (val >> m) | (val << (N - m));
}

// (imm32, carry_out) = ARMExpandImm_C(imm12, carry_in)
static inline uint32_t ARMExpandImm_C(uint32_t opcode, uint32_t carry_in,
                                      uint32_t &carry_out) {
  uint32_t imm32;                         // the expanded result
  uint32_t imm = bits(opcode, 7, 0);      // immediate value
  uint32_t amt = 2 * bits(opcode, 11, 8); // rotate amount
  if (amt == 0) {
    imm32 = imm;
    carry_out = carry_in;
  } else {
    imm32 = ror(imm, 32, amt);
    carry_out = Bit32(imm32, 31);
  }
  return imm32;
}

static inline uint32_t ARMExpandImm(uint32_t opcode) {
  // 'carry_in' argument to following function call does not affect the imm32
  // result.
  uint32_t carry_in = 0;
  uint32_t carry_out;
  return ARMExpandImm_C(opcode, carry_in, carry_out);
}

// (imm32, carry_out) = ThumbExpandImm_C(imm12, carry_in)
static inline uint32_t ThumbExpandImm_C(uint32_t opcode, uint32_t carry_in,
                                        uint32_t &carry_out) {
  uint32_t imm32; // the expanded result
  const uint32_t i = bit(opcode, 26);
  const uint32_t imm3 = bits(opcode, 14, 12);
  const uint32_t abcdefgh = bits(opcode, 7, 0);
  const uint32_t imm12 = i << 11 | imm3 << 8 | abcdefgh;

if (bits(imm12, 11, 10) == 0) {
    switch (bits(imm12, 9, 8)) {
    default: // Keep static analyzer happy with a default case
    case 0:
      imm32 = abcdefgh;
      break;

case 1:
      imm32 = abcdefgh << 16 | abcdefgh;
      break;

case 2:
      imm32 = abcdefgh << 24 | abcdefgh << 8;
      break;

case 3:
      imm32 = abcdefgh << 24 | abcdefgh << 16 | abcdefgh << 8 | abcdefgh;
      break;
    }
    carry_out = carry_in;
  } else {
    const uint32_t unrotated_value = 0x80 | bits(imm12, 6, 0);
    imm32 = ror(unrotated_value, 32, bits(imm12, 11, 7));
    carry_out = Bit32(imm32, 31);
  }
  return imm32;
}

static inline uint32_t ThumbExpandImm(uint32_t opcode) {
  // 'carry_in' argument to following function call does not affect the imm32
  // result.
  uint32_t carry_in = 0;
  uint32_t carry_out;
  return ThumbExpandImm_C(opcode, carry_in, carry_out);
}

// imm32 = ZeroExtend(i:imm3:imm8, 32)
static inline uint32_t ThumbImm12(uint32_t opcode) {
  const uint32_t i = bit(opcode, 26);
  const uint32_t imm3 = bits(opcode, 14, 12);
  const uint32_t imm8 = bits(opcode, 7, 0);
  const uint32_t imm12 = i << 11 | imm3 << 8 | imm8;
  return imm12;
}

// imm32 = ZeroExtend(imm7:'00', 32)
static inline uint32_t ThumbImm7Scaled(uint32_t opcode) {
  const uint32_t imm7 = bits(opcode, 6, 0);
  return imm7 * 4;
}

// imm32 = ZeroExtend(imm8:'00', 32)
static inline uint32_t ThumbImm8Scaled(uint32_t opcode) {
  const uint32_t imm8 = bits(opcode, 7, 0);
  return imm8 * 4;
}

// This function performs the check for the register numbers 13 and 15 that are
// not permitted for many Thumb register specifiers.
static inline bool BadReg(uint32_t n) { return n == 13 || n == 15; }

} // namespace lldb_private

#endif // LLDB_SOURCE_PLUGINS_PROCESS_UTILITY_ARMUTILS_H

003 File Manager

Editing: ARMUtils.h

Upload File

Create Folder