File Manager

003 File Manager

Current Path: /usr/src/contrib/llvm-project/llvm/lib/Target/AVR

usr / src / contrib / llvm-project / llvm / lib / Target / AVR /

📁 ..
📄 AVR.h(1.73 KB)
📄 AVR.td(2.74 KB)
📄 AVRAsmPrinter.cpp(5.97 KB)
📄 AVRCallingConv.td(1.73 KB)
📄 AVRDevices.td(27.07 KB)
📄 AVRExpandPseudoInsts.cpp(49.61 KB)
📄 AVRFrameLowering.cpp(17.89 KB)
📄 AVRFrameLowering.h(1.91 KB)
📄 AVRISelDAGToDAG.cpp(16.71 KB)
📄 AVRISelLowering.cpp(67.66 KB)
📄 AVRISelLowering.h(6.98 KB)
📄 AVRInstrFormats.td(16.05 KB)
📄 AVRInstrInfo.cpp(16.86 KB)
📄 AVRInstrInfo.h(4.25 KB)
📄 AVRInstrInfo.td(66.4 KB)
📄 AVRMCInstLower.cpp(3.57 KB)
📄 AVRMCInstLower.h(1.08 KB)
📄 AVRMachineFunctionInfo.h(3.11 KB)
📄 AVRRegisterInfo.cpp(9.99 KB)
📄 AVRRegisterInfo.h(2.29 KB)
📄 AVRRegisterInfo.td(8.92 KB)
📄 AVRRelaxMemOperations.cpp(3.9 KB)
📄 AVRSelectionDAGInfo.h(868 B)
📄 AVRSubtarget.cpp(1.98 KB)
📄 AVRSubtarget.h(4.21 KB)
📄 AVRTargetMachine.cpp(3.86 KB)
📄 AVRTargetMachine.h(1.67 KB)
📄 AVRTargetObjectFile.cpp(1.4 KB)
📄 AVRTargetObjectFile.h(1019 B)
📁 AsmParser
📁 Disassembler
📁 MCTargetDesc
📄 README.md(341 B)
📄 TODO.md(186 B)
📁 TargetInfo

Editing: AVRTargetMachine.cpp

//===-- AVRTargetMachine.cpp - Define TargetMachine for AVR ---------------===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file defines the AVR specific subclass of TargetMachine.
//
//===----------------------------------------------------------------------===//

#include "AVRTargetMachine.h"

#include "llvm/CodeGen/Passes.h"
#include "llvm/CodeGen/TargetPassConfig.h"
#include "llvm/IR/LegacyPassManager.h"
#include "llvm/IR/Module.h"
#include "llvm/Support/TargetRegistry.h"

#include "AVR.h"
#include "AVRTargetObjectFile.h"
#include "MCTargetDesc/AVRMCTargetDesc.h"
#include "TargetInfo/AVRTargetInfo.h"

namespace llvm {

static const char *AVRDataLayout = "e-P1-p:16:8-i8:8-i16:8-i32:8-i64:8-f32:8-f64:8-n8-a:8";

/// Processes a CPU name.
static StringRef getCPU(StringRef CPU) {
  if (CPU.empty() || CPU == "generic") {
    return "avr2";
  }

return CPU;
}

static Reloc::Model getEffectiveRelocModel(Optional<Reloc::Model> RM) {
  return RM.hasValue() ? *RM : Reloc::Static;
}

AVRTargetMachine::AVRTargetMachine(const Target &T, const Triple &TT,
                                   StringRef CPU, StringRef FS,
                                   const TargetOptions &Options,
                                   Optional<Reloc::Model> RM,
                                   Optional<CodeModel::Model> CM,
                                   CodeGenOpt::Level OL, bool JIT)
    : LLVMTargetMachine(T, AVRDataLayout, TT, getCPU(CPU), FS, Options,
                        getEffectiveRelocModel(RM),
                        getEffectiveCodeModel(CM, CodeModel::Small), OL),
      SubTarget(TT, std::string(getCPU(CPU)), std::string(FS), *this) {
  this->TLOF = std::make_unique<AVRTargetObjectFile>();
  initAsmInfo();
}

namespace {
/// AVR Code Generator Pass Configuration Options.
class AVRPassConfig : public TargetPassConfig {
public:
  AVRPassConfig(AVRTargetMachine &TM, PassManagerBase &PM)
      : TargetPassConfig(TM, PM) {}

AVRTargetMachine &getAVRTargetMachine() const {
    return getTM<AVRTargetMachine>();
  }

bool addInstSelector() override;
  void addPreSched2() override;
  void addPreEmitPass() override;
  void addPreRegAlloc() override;
};
} // namespace

TargetPassConfig *AVRTargetMachine::createPassConfig(PassManagerBase &PM) {
  return new AVRPassConfig(*this, PM);
}

extern "C" LLVM_EXTERNAL_VISIBILITY void LLVMInitializeAVRTarget() {
  // Register the target.
  RegisterTargetMachine<AVRTargetMachine> X(getTheAVRTarget());

auto &PR = *PassRegistry::getPassRegistry();
  initializeAVRExpandPseudoPass(PR);
  initializeAVRRelaxMemPass(PR);
}

const AVRSubtarget *AVRTargetMachine::getSubtargetImpl() const {
  return &SubTarget;
}

const AVRSubtarget *AVRTargetMachine::getSubtargetImpl(const Function &) const {
  return &SubTarget;
}

//===----------------------------------------------------------------------===//
// Pass Pipeline Configuration
//===----------------------------------------------------------------------===//

bool AVRPassConfig::addInstSelector() {
  // Install an instruction selector.
  addPass(createAVRISelDag(getAVRTargetMachine(), getOptLevel()));
  // Create the frame analyzer pass used by the PEI pass.
  addPass(createAVRFrameAnalyzerPass());

return false;
}

void AVRPassConfig::addPreRegAlloc() {
  // Create the dynalloc SP save/restore pass to handle variable sized allocas.
  addPass(createAVRDynAllocaSRPass());
}

void AVRPassConfig::addPreSched2() {
  addPass(createAVRRelaxMemPass());
  addPass(createAVRExpandPseudoPass());
}

void AVRPassConfig::addPreEmitPass() {
  // Must run branch selection immediately preceding the asm printer.
  addPass(&BranchRelaxationPassID);
}

} // end of namespace llvm

003 File Manager

Editing: AVRTargetMachine.cpp

Upload File

Create Folder