003 File Manager
Current Path:
/usr/src/contrib/llvm-project/llvm/lib/Target/AMDGPU
usr
/
src
/
contrib
/
llvm-project
/
llvm
/
lib
/
Target
/
AMDGPU
/
📁
..
📄
AMDGPU.h
(11.46 KB)
📄
AMDGPU.td
(36.97 KB)
📄
AMDGPUAliasAnalysis.cpp
(5.58 KB)
📄
AMDGPUAliasAnalysis.h
(3.32 KB)
📄
AMDGPUAlwaysInlinePass.cpp
(4.83 KB)
📄
AMDGPUAnnotateKernelFeatures.cpp
(11.94 KB)
📄
AMDGPUAnnotateUniformValues.cpp
(6.13 KB)
📄
AMDGPUArgumentUsageInfo.cpp
(7.66 KB)
📄
AMDGPUArgumentUsageInfo.h
(4.81 KB)
📄
AMDGPUAsmPrinter.cpp
(50.42 KB)
📄
AMDGPUAsmPrinter.h
(5.13 KB)
📄
AMDGPUAtomicOptimizer.cpp
(23.79 KB)
📄
AMDGPUCallLowering.cpp
(28.66 KB)
📄
AMDGPUCallLowering.h
(2.37 KB)
📄
AMDGPUCallingConv.td
(7.33 KB)
📄
AMDGPUCodeGenPrepare.cpp
(46.42 KB)
📄
AMDGPUCombine.td
(2.79 KB)
📄
AMDGPUExportClustering.cpp
(4.52 KB)
📄
AMDGPUExportClustering.h
(533 B)
📄
AMDGPUFeatures.td
(1.81 KB)
📄
AMDGPUFixFunctionBitcasts.cpp
(1.87 KB)
📄
AMDGPUFrameLowering.cpp
(1.98 KB)
📄
AMDGPUFrameLowering.h
(1.39 KB)
📄
AMDGPUGISel.td
(11.57 KB)
📄
AMDGPUGenRegisterBankInfo.def
(5.83 KB)
📄
AMDGPUGlobalISelUtils.cpp
(1.77 KB)
📄
AMDGPUGlobalISelUtils.h
(2.07 KB)
📄
AMDGPUHSAMetadataStreamer.cpp
(31.21 KB)
📄
AMDGPUHSAMetadataStreamer.h
(5.46 KB)
📄
AMDGPUISelDAGToDAG.cpp
(101.59 KB)
📄
AMDGPUISelLowering.cpp
(168.65 KB)
📄
AMDGPUISelLowering.h
(19.23 KB)
📄
AMDGPUInline.cpp
(7.97 KB)
📄
AMDGPUInstrInfo.cpp
(1.71 KB)
📄
AMDGPUInstrInfo.h
(1.66 KB)
📄
AMDGPUInstrInfo.td
(17.18 KB)
📄
AMDGPUInstructionSelector.cpp
(128.53 KB)
📄
AMDGPUInstructionSelector.h
(11.04 KB)
📄
AMDGPUInstructions.td
(25.36 KB)
📄
AMDGPULegalizerInfo.cpp
(149.32 KB)
📄
AMDGPULegalizerInfo.h
(8.49 KB)
📄
AMDGPULibCalls.cpp
(53.89 KB)
📄
AMDGPULibFunc.cpp
(37.85 KB)
📄
AMDGPULibFunc.h
(10.99 KB)
📄
AMDGPULowerIntrinsics.cpp
(4.55 KB)
📄
AMDGPULowerKernelArguments.cpp
(8.89 KB)
📄
AMDGPULowerKernelAttributes.cpp
(7.78 KB)
📄
AMDGPUMCInstLower.cpp
(14.27 KB)
📄
AMDGPUMachineCFGStructurizer.cpp
(101.97 KB)
📄
AMDGPUMachineFunction.cpp
(2.24 KB)
📄
AMDGPUMachineFunction.h
(2.13 KB)
📄
AMDGPUMachineModuleInfo.cpp
(1.34 KB)
📄
AMDGPUMachineModuleInfo.h
(5.46 KB)
📄
AMDGPUMacroFusion.cpp
(2.28 KB)
📄
AMDGPUMacroFusion.h
(679 B)
📄
AMDGPUOpenCLEnqueuedBlockLowering.cpp
(5.31 KB)
📄
AMDGPUPTNote.h
(1.29 KB)
📄
AMDGPUPerfHintAnalysis.cpp
(12.17 KB)
📄
AMDGPUPerfHintAnalysis.h
(1.67 KB)
📄
AMDGPUPostLegalizerCombiner.cpp
(12.02 KB)
📄
AMDGPUPreLegalizerCombiner.cpp
(5.45 KB)
📄
AMDGPUPrintfRuntimeBinding.cpp
(21.7 KB)
📄
AMDGPUPromoteAlloca.cpp
(35.24 KB)
📄
AMDGPUPropagateAttributes.cpp
(11.76 KB)
📄
AMDGPURegBankCombiner.cpp
(5.36 KB)
📄
AMDGPURegisterBankInfo.cpp
(161.67 KB)
📄
AMDGPURegisterBankInfo.h
(7.41 KB)
📄
AMDGPURegisterBanks.td
(921 B)
📄
AMDGPURewriteOutArguments.cpp
(15.82 KB)
📄
AMDGPUSearchableTables.td
(21.04 KB)
📄
AMDGPUSubtarget.cpp
(29.62 KB)
📄
AMDGPUSubtarget.h
(35.82 KB)
📄
AMDGPUTargetMachine.cpp
(42.67 KB)
📄
AMDGPUTargetMachine.h
(4.52 KB)
📄
AMDGPUTargetObjectFile.cpp
(1.54 KB)
📄
AMDGPUTargetObjectFile.h
(1.14 KB)
📄
AMDGPUTargetTransformInfo.cpp
(39.07 KB)
📄
AMDGPUTargetTransformInfo.h
(11.11 KB)
📄
AMDGPUUnifyDivergentExitNodes.cpp
(13.84 KB)
📄
AMDGPUUnifyMetadata.cpp
(4.46 KB)
📄
AMDILCFGStructurizer.cpp
(56.32 KB)
📄
AMDKernelCodeT.h
(32.84 KB)
📁
AsmParser
📄
BUFInstructions.td
(110.75 KB)
📄
CaymanInstructions.td
(7.93 KB)
📄
DSInstructions.td
(52.37 KB)
📁
Disassembler
📄
EvergreenInstructions.td
(28.24 KB)
📄
FLATInstructions.td
(66.93 KB)
📄
GCNDPPCombine.cpp
(19.92 KB)
📄
GCNHazardRecognizer.cpp
(45.3 KB)
📄
GCNHazardRecognizer.h
(3.96 KB)
📄
GCNILPSched.cpp
(11.3 KB)
📄
GCNIterativeScheduler.cpp
(20.62 KB)
📄
GCNIterativeScheduler.h
(4.16 KB)
📄
GCNMinRegStrategy.cpp
(8.47 KB)
📄
GCNNSAReassign.cpp
(10.92 KB)
📄
GCNProcessors.td
(4.84 KB)
📄
GCNRegBankReassign.cpp
(26.68 KB)
📄
GCNRegPressure.cpp
(16.27 KB)
📄
GCNRegPressure.h
(9.15 KB)
📄
GCNSchedStrategy.cpp
(21.67 KB)
📄
GCNSchedStrategy.h
(3.77 KB)
📁
MCTargetDesc
📄
MIMGInstructions.td
(39.85 KB)
📄
R600.td
(1.51 KB)
📄
R600AsmPrinter.cpp
(4.46 KB)
📄
R600AsmPrinter.h
(1.5 KB)
📄
R600ClauseMergePass.cpp
(7.38 KB)
📄
R600ControlFlowFinalizer.cpp
(23.4 KB)
📄
R600Defines.h
(4.25 KB)
📄
R600EmitClauseMarkers.cpp
(12.1 KB)
📄
R600ExpandSpecialInstrs.cpp
(10.11 KB)
📄
R600FrameLowering.cpp
(1.83 KB)
📄
R600FrameLowering.h
(1.25 KB)
📄
R600ISelLowering.cpp
(81.88 KB)
📄
R600ISelLowering.h
(4.8 KB)
📄
R600InstrFormats.td
(11.58 KB)
📄
R600InstrInfo.cpp
(49.47 KB)
📄
R600InstrInfo.h
(13.7 KB)
📄
R600Instructions.td
(55.13 KB)
📄
R600MachineFunctionInfo.cpp
(551 B)
📄
R600MachineFunctionInfo.h
(824 B)
📄
R600MachineScheduler.cpp
(13.57 KB)
📄
R600MachineScheduler.h
(2.53 KB)
📄
R600OpenCLImageTypeLoweringPass.cpp
(11.75 KB)
📄
R600OptimizeVectorRegisters.cpp
(13.4 KB)
📄
R600Packetizer.cpp
(13.4 KB)
📄
R600Processors.td
(4.42 KB)
📄
R600RegisterInfo.cpp
(3.95 KB)
📄
R600RegisterInfo.h
(2 KB)
📄
R600RegisterInfo.td
(9.75 KB)
📄
R600Schedule.td
(1.62 KB)
📄
R700Instructions.td
(783 B)
📄
SIAddIMGInit.cpp
(6.24 KB)
📄
SIAnnotateControlFlow.cpp
(11.18 KB)
📄
SIDefines.h
(20.86 KB)
📄
SIFixSGPRCopies.cpp
(29.46 KB)
📄
SIFixVGPRCopies.cpp
(2 KB)
📄
SIFixupVectorISel.cpp
(8.75 KB)
📄
SIFoldOperands.cpp
(54.56 KB)
📄
SIFormMemoryClauses.cpp
(12.76 KB)
📄
SIFrameLowering.cpp
(48.08 KB)
📄
SIFrameLowering.h
(2.98 KB)
📄
SIISelLowering.cpp
(423.43 KB)
📄
SIISelLowering.h
(22.13 KB)
📄
SIInsertHardClauses.cpp
(7.01 KB)
📄
SIInsertSkips.cpp
(15.29 KB)
📄
SIInsertWaitcnts.cpp
(58.33 KB)
📄
SIInstrFormats.td
(9.44 KB)
📄
SIInstrInfo.cpp
(247.15 KB)
📄
SIInstrInfo.h
(41.24 KB)
📄
SIInstrInfo.td
(90.7 KB)
📄
SIInstructions.td
(77.7 KB)
📄
SILoadStoreOptimizer.cpp
(76.21 KB)
📄
SILowerControlFlow.cpp
(22.66 KB)
📄
SILowerI1Copies.cpp
(27.83 KB)
📄
SILowerSGPRSpills.cpp
(12.68 KB)
📄
SIMachineFunctionInfo.cpp
(20.01 KB)
📄
SIMachineFunctionInfo.h
(26.91 KB)
📄
SIMachineScheduler.cpp
(69.44 KB)
📄
SIMachineScheduler.h
(15.65 KB)
📄
SIMemoryLegalizer.cpp
(45.84 KB)
📄
SIModeRegister.cpp
(17.43 KB)
📄
SIOptimizeExecMasking.cpp
(12.81 KB)
📄
SIOptimizeExecMaskingPreRA.cpp
(11.13 KB)
📄
SIPeepholeSDWA.cpp
(42.84 KB)
📄
SIPostRABundler.cpp
(3.6 KB)
📄
SIPreAllocateWWMRegs.cpp
(6.09 KB)
📄
SIPreEmitPeephole.cpp
(10.51 KB)
📄
SIProgramInfo.h
(2.04 KB)
📄
SIRegisterInfo.cpp
(71.51 KB)
📄
SIRegisterInfo.h
(13.04 KB)
📄
SIRegisterInfo.td
(37.28 KB)
📄
SIRemoveShortExecBranches.cpp
(4.96 KB)
📄
SISchedule.td
(7.58 KB)
📄
SIShrinkInstructions.cpp
(26.86 KB)
📄
SIWholeQuadMode.cpp
(30.22 KB)
📄
SMInstructions.td
(48.14 KB)
📄
SOPInstructions.td
(60.51 KB)
📁
TargetInfo
📁
Utils
📄
VIInstrFormats.td
(645 B)
📄
VOP1Instructions.td
(35.53 KB)
📄
VOP2Instructions.td
(65.04 KB)
📄
VOP3Instructions.td
(53.14 KB)
📄
VOP3PInstructions.td
(26.47 KB)
📄
VOPCInstructions.td
(63.31 KB)
📄
VOPInstructions.td
(23.76 KB)
Editing: GCNMinRegStrategy.cpp
//===- GCNMinRegStrategy.cpp ----------------------------------------------===// // // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. // See https://llvm.org/LICENSE.txt for license information. // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception // //===----------------------------------------------------------------------===// /// /// \file /// This file defines and imlements the class GCNMinRegScheduler, which /// implements an experimental, simple scheduler whose main goal is to learn /// ways about consuming less possible registers for a region. /// //===----------------------------------------------------------------------===// #include "llvm/ADT/ArrayRef.h" #include "llvm/ADT/SmallPtrSet.h" #include "llvm/ADT/SmallVector.h" #include "llvm/ADT/ilist_node.h" #include "llvm/ADT/simple_ilist.h" #include "llvm/CodeGen/ScheduleDAG.h" #include "llvm/Support/Allocator.h" #include "llvm/Support/Debug.h" #include "llvm/Support/raw_ostream.h" #include <cassert> #include <cstdint> #include <limits> #include <vector> using namespace llvm; #define DEBUG_TYPE "machine-scheduler" namespace { class GCNMinRegScheduler { struct Candidate : ilist_node<Candidate> { const SUnit *SU; int Priority; Candidate(const SUnit *SU_, int Priority_ = 0) : SU(SU_), Priority(Priority_) {} }; SpecificBumpPtrAllocator<Candidate> Alloc; using Queue = simple_ilist<Candidate>; Queue RQ; // Ready queue std::vector<unsigned> NumPreds; bool isScheduled(const SUnit *SU) const { assert(!SU->isBoundaryNode()); return NumPreds[SU->NodeNum] == std::numeric_limits<unsigned>::max(); } void setIsScheduled(const SUnit *SU) { assert(!SU->isBoundaryNode()); NumPreds[SU->NodeNum] = std::numeric_limits<unsigned>::max(); } unsigned getNumPreds(const SUnit *SU) const { assert(!SU->isBoundaryNode()); assert(NumPreds[SU->NodeNum] != std::numeric_limits<unsigned>::max()); return NumPreds[SU->NodeNum]; } unsigned decNumPreds(const SUnit *SU) { assert(!SU->isBoundaryNode()); assert(NumPreds[SU->NodeNum] != std::numeric_limits<unsigned>::max()); return --NumPreds[SU->NodeNum]; } void initNumPreds(const decltype(ScheduleDAG::SUnits) &SUnits); int getReadySuccessors(const SUnit *SU) const; int getNotReadySuccessors(const SUnit *SU) const; template <typename Calc> unsigned findMax(unsigned Num, Calc C); Candidate* pickCandidate(); void bumpPredsPriority(const SUnit *SchedSU, int Priority); void releaseSuccessors(const SUnit* SU, int Priority); public: std::vector<const SUnit*> schedule(ArrayRef<const SUnit*> TopRoots, const ScheduleDAG &DAG); }; } // end anonymous namespace void GCNMinRegScheduler::initNumPreds(const decltype(ScheduleDAG::SUnits) &SUnits) { NumPreds.resize(SUnits.size()); for (unsigned I = 0; I < SUnits.size(); ++I) NumPreds[I] = SUnits[I].NumPredsLeft; } int GCNMinRegScheduler::getReadySuccessors(const SUnit *SU) const { unsigned NumSchedSuccs = 0; for (auto SDep : SU->Succs) { bool wouldBeScheduled = true; for (auto PDep : SDep.getSUnit()->Preds) { auto PSU = PDep.getSUnit(); assert(!PSU->isBoundaryNode()); if (PSU != SU && !isScheduled(PSU)) { wouldBeScheduled = false; break; } } NumSchedSuccs += wouldBeScheduled ? 1 : 0; } return NumSchedSuccs; } int GCNMinRegScheduler::getNotReadySuccessors(const SUnit *SU) const { return SU->Succs.size() - getReadySuccessors(SU); } template <typename Calc> unsigned GCNMinRegScheduler::findMax(unsigned Num, Calc C) { assert(!RQ.empty() && Num <= RQ.size()); using T = decltype(C(*RQ.begin())) ; T Max = std::numeric_limits<T>::min(); unsigned NumMax = 0; for (auto I = RQ.begin(); Num; --Num) { T Cur = C(*I); if (Cur >= Max) { if (Cur > Max) { Max = Cur; NumMax = 1; } else ++NumMax; auto &Cand = *I++; RQ.remove(Cand); RQ.push_front(Cand); continue; } ++I; } return NumMax; } GCNMinRegScheduler::Candidate* GCNMinRegScheduler::pickCandidate() { do { unsigned Num = RQ.size(); if (Num == 1) break; LLVM_DEBUG(dbgs() << "\nSelecting max priority candidates among " << Num << '\n'); Num = findMax(Num, [=](const Candidate &C) { return C.Priority; }); if (Num == 1) break; LLVM_DEBUG(dbgs() << "\nSelecting min non-ready producing candidate among " << Num << '\n'); Num = findMax(Num, [=](const Candidate &C) { auto SU = C.SU; int Res = getNotReadySuccessors(SU); LLVM_DEBUG(dbgs() << "SU(" << SU->NodeNum << ") would left non-ready " << Res << " successors, metric = " << -Res << '\n'); return -Res; }); if (Num == 1) break; LLVM_DEBUG(dbgs() << "\nSelecting most producing candidate among " << Num << '\n'); Num = findMax(Num, [=](const Candidate &C) { auto SU = C.SU; auto Res = getReadySuccessors(SU); LLVM_DEBUG(dbgs() << "SU(" << SU->NodeNum << ") would make ready " << Res << " successors, metric = " << Res << '\n'); return Res; }); if (Num == 1) break; Num = Num ? Num : RQ.size(); LLVM_DEBUG( dbgs() << "\nCan't find best candidate, selecting in program order among " << Num << '\n'); Num = findMax(Num, [=](const Candidate &C) { return -(int64_t)C.SU->NodeNum; }); assert(Num == 1); } while (false); return &RQ.front(); } void GCNMinRegScheduler::bumpPredsPriority(const SUnit *SchedSU, int Priority) { SmallPtrSet<const SUnit*, 32> Set; for (const auto &S : SchedSU->Succs) { if (S.getSUnit()->isBoundaryNode() || isScheduled(S.getSUnit()) || S.getKind() != SDep::Data) continue; for (const auto &P : S.getSUnit()->Preds) { auto PSU = P.getSUnit(); assert(!PSU->isBoundaryNode()); if (PSU != SchedSU && !isScheduled(PSU)) { Set.insert(PSU); } } } SmallVector<const SUnit*, 32> Worklist(Set.begin(), Set.end()); while (!Worklist.empty()) { auto SU = Worklist.pop_back_val(); assert(!SU->isBoundaryNode()); for (const auto &P : SU->Preds) { if (!P.getSUnit()->isBoundaryNode() && !isScheduled(P.getSUnit()) && Set.insert(P.getSUnit()).second) Worklist.push_back(P.getSUnit()); } } LLVM_DEBUG(dbgs() << "Make the predecessors of SU(" << SchedSU->NodeNum << ")'s non-ready successors of " << Priority << " priority in ready queue: "); for (auto &C : RQ) { if (Set.count(C.SU)) { C.Priority = Priority; LLVM_DEBUG(dbgs() << " SU(" << C.SU->NodeNum << ')'); } } LLVM_DEBUG(dbgs() << '\n'); } void GCNMinRegScheduler::releaseSuccessors(const SUnit* SU, int Priority) { for (const auto &S : SU->Succs) { auto SuccSU = S.getSUnit(); if (S.isWeak()) continue; assert(SuccSU->isBoundaryNode() || getNumPreds(SuccSU) > 0); if (!SuccSU->isBoundaryNode() && decNumPreds(SuccSU) == 0) RQ.push_front(*new (Alloc.Allocate()) Candidate(SuccSU, Priority)); } } std::vector<const SUnit*> GCNMinRegScheduler::schedule(ArrayRef<const SUnit*> TopRoots, const ScheduleDAG &DAG) { const auto &SUnits = DAG.SUnits; std::vector<const SUnit*> Schedule; Schedule.reserve(SUnits.size()); initNumPreds(SUnits); int StepNo = 0; for (auto SU : TopRoots) { RQ.push_back(*new (Alloc.Allocate()) Candidate(SU, StepNo)); } releaseSuccessors(&DAG.EntrySU, StepNo); while (!RQ.empty()) { LLVM_DEBUG(dbgs() << "\n=== Picking candidate, Step = " << StepNo << "\n" "Ready queue:"; for (auto &C : RQ) dbgs() << ' ' << C.SU->NodeNum << "(P" << C.Priority << ')'; dbgs() << '\n';); auto C = pickCandidate(); assert(C); RQ.remove(*C); auto SU = C->SU; LLVM_DEBUG(dbgs() << "Selected "; DAG.dumpNode(*SU)); releaseSuccessors(SU, StepNo); Schedule.push_back(SU); setIsScheduled(SU); if (getReadySuccessors(SU) == 0) bumpPredsPriority(SU, StepNo); ++StepNo; } assert(SUnits.size() == Schedule.size()); return Schedule; } namespace llvm { std::vector<const SUnit*> makeMinRegSchedule(ArrayRef<const SUnit*> TopRoots, const ScheduleDAG &DAG) { GCNMinRegScheduler S; return S.schedule(TopRoots, DAG); } } // end namespace llvm
Upload File
Create Folder