003 File Manager
Current Path:
/usr/src/contrib/llvm-project/clang/lib/Basic/Targets
usr
/
src
/
contrib
/
llvm-project
/
clang
/
lib
/
Basic
/
Targets
/
📁
..
📄
AArch64.cpp
(29.01 KB)
📄
AArch64.h
(6.99 KB)
📄
AMDGPU.cpp
(15.27 KB)
📄
AMDGPU.h
(11.06 KB)
📄
ARC.cpp
(857 B)
📄
ARC.h
(2.44 KB)
📄
ARM.cpp
(42.48 KB)
📄
ARM.h
(8.67 KB)
📄
AVR.cpp
(12.02 KB)
📄
AVR.h
(5.74 KB)
📄
BPF.cpp
(1.75 KB)
📄
BPF.h
(3.11 KB)
📄
Hexagon.cpp
(7.02 KB)
📄
Hexagon.h
(4.49 KB)
📄
Lanai.cpp
(2.31 KB)
📄
Lanai.h
(3.09 KB)
📄
Le64.cpp
(1.38 KB)
📄
Le64.h
(1.99 KB)
📄
MSP430.cpp
(1.14 KB)
📄
MSP430.h
(2.99 KB)
📄
Mips.cpp
(9.62 KB)
📄
Mips.h
(13.84 KB)
📄
NVPTX.cpp
(8.97 KB)
📄
NVPTX.h
(5.28 KB)
📄
OSTargets.cpp
(7.11 KB)
📄
OSTargets.h
(29.36 KB)
📄
PNaCl.cpp
(1001 B)
📄
PNaCl.h
(2.78 KB)
📄
PPC.cpp
(21.1 KB)
📄
PPC.h
(17.89 KB)
📄
RISCV.cpp
(6.88 KB)
📄
RISCV.h
(4.14 KB)
📄
SPIR.cpp
(1.2 KB)
📄
SPIR.h
(4.54 KB)
📄
Sparc.cpp
(9.86 KB)
📄
Sparc.h
(7.06 KB)
📄
SystemZ.cpp
(5.16 KB)
📄
SystemZ.h
(4.88 KB)
📄
TCE.cpp
(1.17 KB)
📄
TCE.h
(3.99 KB)
📄
VE.cpp
(1.43 KB)
📄
VE.h
(5.14 KB)
📄
WebAssembly.cpp
(8.19 KB)
📄
WebAssembly.h
(5.6 KB)
📄
X86.cpp
(48.61 KB)
📄
X86.h
(27.36 KB)
📄
XCore.cpp
(1.42 KB)
📄
XCore.h
(2.61 KB)
Editing: NVPTX.h
//===--- NVPTX.h - Declare NVPTX target feature support ---------*- C++ -*-===// // // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. // See https://llvm.org/LICENSE.txt for license information. // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception // //===----------------------------------------------------------------------===// // // This file declares NVPTX TargetInfo objects. // //===----------------------------------------------------------------------===// #ifndef LLVM_CLANG_LIB_BASIC_TARGETS_NVPTX_H #define LLVM_CLANG_LIB_BASIC_TARGETS_NVPTX_H #include "clang/Basic/Cuda.h" #include "clang/Basic/TargetInfo.h" #include "clang/Basic/TargetOptions.h" #include "llvm/ADT/Triple.h" #include "llvm/Support/Compiler.h" namespace clang { namespace targets { static const unsigned NVPTXAddrSpaceMap[] = { 0, // Default 1, // opencl_global 3, // opencl_local 4, // opencl_constant 0, // opencl_private // FIXME: generic has to be added to the target 0, // opencl_generic 1, // cuda_device 4, // cuda_constant 3, // cuda_shared 0, // ptr32_sptr 0, // ptr32_uptr 0 // ptr64 }; /// The DWARF address class. Taken from /// https://docs.nvidia.com/cuda/archive/10.0/ptx-writers-guide-to-interoperability/index.html#cuda-specific-dwarf static const int NVPTXDWARFAddrSpaceMap[] = { -1, // Default, opencl_private or opencl_generic - not defined 5, // opencl_global -1, 8, // opencl_local or cuda_shared 4, // opencl_constant or cuda_constant }; class LLVM_LIBRARY_VISIBILITY NVPTXTargetInfo : public TargetInfo { static const char *const GCCRegNames[]; static const Builtin::Info BuiltinInfo[]; CudaArch GPU; uint32_t PTXVersion; std::unique_ptr<TargetInfo> HostTarget; public: NVPTXTargetInfo(const llvm::Triple &Triple, const TargetOptions &Opts, unsigned TargetPointerWidth); void getTargetDefines(const LangOptions &Opts, MacroBuilder &Builder) const override; ArrayRef<Builtin::Info> getTargetBuiltins() const override; bool initFeatureMap(llvm::StringMap<bool> &Features, DiagnosticsEngine &Diags, StringRef CPU, const std::vector<std::string> &FeaturesVec) const override { Features[CudaArchToString(GPU)] = true; Features["ptx" + std::to_string(PTXVersion)] = true; return TargetInfo::initFeatureMap(Features, Diags, CPU, FeaturesVec); } bool hasFeature(StringRef Feature) const override; ArrayRef<const char *> getGCCRegNames() const override; ArrayRef<TargetInfo::GCCRegAlias> getGCCRegAliases() const override { // No aliases. return None; } bool validateAsmConstraint(const char *&Name, TargetInfo::ConstraintInfo &Info) const override { switch (*Name) { default: return false; case 'c': case 'h': case 'r': case 'l': case 'f': case 'd': Info.setAllowsRegister(); return true; } } const char *getClobbers() const override { // FIXME: Is this really right? return ""; } BuiltinVaListKind getBuiltinVaListKind() const override { // FIXME: implement return TargetInfo::CharPtrBuiltinVaList; } bool isValidCPUName(StringRef Name) const override { return StringToCudaArch(Name) != CudaArch::UNKNOWN; } void fillValidCPUList(SmallVectorImpl<StringRef> &Values) const override { for (int i = static_cast<int>(CudaArch::SM_20); i < static_cast<int>(CudaArch::LAST); ++i) Values.emplace_back(CudaArchToString(static_cast<CudaArch>(i))); } bool setCPU(const std::string &Name) override { GPU = StringToCudaArch(Name); return GPU != CudaArch::UNKNOWN; } void setSupportedOpenCLOpts() override { auto &Opts = getSupportedOpenCLOpts(); Opts.support("cl_clang_storage_class_specifiers"); Opts.support("cl_khr_gl_sharing"); Opts.support("cl_khr_icd"); Opts.support("cl_khr_fp64"); Opts.support("cl_khr_byte_addressable_store"); Opts.support("cl_khr_global_int32_base_atomics"); Opts.support("cl_khr_global_int32_extended_atomics"); Opts.support("cl_khr_local_int32_base_atomics"); Opts.support("cl_khr_local_int32_extended_atomics"); } /// \returns If a target requires an address within a target specific address /// space \p AddressSpace to be converted in order to be used, then return the /// corresponding target specific DWARF address space. /// /// \returns Otherwise return None and no conversion will be emitted in the /// DWARF. Optional<unsigned> getDWARFAddressSpace(unsigned AddressSpace) const override { if (AddressSpace >= llvm::array_lengthof(NVPTXDWARFAddrSpaceMap) || NVPTXDWARFAddrSpaceMap[AddressSpace] < 0) return llvm::None; return NVPTXDWARFAddrSpaceMap[AddressSpace]; } CallingConvCheckResult checkCallingConvention(CallingConv CC) const override { // CUDA compilations support all of the host's calling conventions. // // TODO: We should warn if you apply a non-default CC to anything other than // a host function. if (HostTarget) return HostTarget->checkCallingConvention(CC); return CCCR_Warning; } bool hasExtIntType() const override { return true; } }; } // namespace targets } // namespace clang #endif // LLVM_CLANG_LIB_BASIC_TARGETS_NVPTX_H
Upload File
Create Folder