003 File Manager
Current Path:
/usr/src/contrib/llvm-project/llvm/lib/Target/NVPTX
usr
/
src
/
contrib
/
llvm-project
/
llvm
/
lib
/
Target
/
NVPTX
/
📁
..
📁
MCTargetDesc
📄
ManagedStringPool.h
(1.41 KB)
📄
NVPTX.h
(3.22 KB)
📄
NVPTX.td
(4.99 KB)
📄
NVPTXAllocaHoisting.cpp
(2.12 KB)
📄
NVPTXAllocaHoisting.h
(755 B)
📄
NVPTXAsmPrinter.cpp
(71.02 KB)
📄
NVPTXAsmPrinter.h
(11.23 KB)
📄
NVPTXAssignValidGlobalNames.cpp
(2.74 KB)
📄
NVPTXFrameLowering.cpp
(3.41 KB)
📄
NVPTXFrameLowering.h
(1.34 KB)
📄
NVPTXGenericToNVVM.cpp
(11.59 KB)
📄
NVPTXISelDAGToDAG.cpp
(134.03 KB)
📄
NVPTXISelDAGToDAG.h
(3.54 KB)
📄
NVPTXISelLowering.cpp
(198.59 KB)
📄
NVPTXISelLowering.h
(15.65 KB)
📄
NVPTXImageOptimizer.cpp
(5.64 KB)
📄
NVPTXInstrFormats.td
(1.72 KB)
📄
NVPTXInstrInfo.cpp
(7.88 KB)
📄
NVPTXInstrInfo.h
(2.87 KB)
📄
NVPTXInstrInfo.td
(133.35 KB)
📄
NVPTXIntrinsics.td
(329.76 KB)
📄
NVPTXLowerAggrCopies.cpp
(4.85 KB)
📄
NVPTXLowerAggrCopies.h
(744 B)
📄
NVPTXLowerAlloca.cpp
(4.27 KB)
📄
NVPTXLowerArgs.cpp
(9.16 KB)
📄
NVPTXMCExpr.cpp
(2.04 KB)
📄
NVPTXMCExpr.h
(3.92 KB)
📄
NVPTXMachineFunctionInfo.h
(1.71 KB)
📄
NVPTXPeephole.cpp
(4.92 KB)
📄
NVPTXPrologEpilogPass.cpp
(8.91 KB)
📄
NVPTXProxyRegErasure.cpp
(3.81 KB)
📄
NVPTXRegisterInfo.cpp
(4.41 KB)
📄
NVPTXRegisterInfo.h
(2.04 KB)
📄
NVPTXRegisterInfo.td
(3.12 KB)
📄
NVPTXReplaceImageHandles.cpp
(6.27 KB)
📄
NVPTXSubtarget.cpp
(2.15 KB)
📄
NVPTXSubtarget.h
(3.02 KB)
📄
NVPTXTargetMachine.cpp
(14.25 KB)
📄
NVPTXTargetMachine.h
(3.33 KB)
📄
NVPTXTargetObjectFile.h
(1.53 KB)
📄
NVPTXTargetTransformInfo.cpp
(6.18 KB)
📄
NVPTXTargetTransformInfo.h
(4.7 KB)
📄
NVPTXUtilities.cpp
(9.37 KB)
📄
NVPTXUtilities.h
(2.03 KB)
📄
NVVMIntrRange.cpp
(4.88 KB)
📄
NVVMReflect.cpp
(6.8 KB)
📁
TargetInfo
📄
cl_common_defines.h
(3.94 KB)
Editing: NVPTX.h
//===-- NVPTX.h - Top-level interface for NVPTX representation --*- C++ -*-===// // // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. // See https://llvm.org/LICENSE.txt for license information. // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception // //===----------------------------------------------------------------------===// // // This file contains the entry points for global functions defined in // the LLVM NVPTX back-end. // //===----------------------------------------------------------------------===// #ifndef LLVM_LIB_TARGET_NVPTX_NVPTX_H #define LLVM_LIB_TARGET_NVPTX_NVPTX_H #include "llvm/Pass.h" #include "llvm/Support/CodeGen.h" namespace llvm { class NVPTXTargetMachine; class FunctionPass; class MachineFunctionPass; namespace NVPTXCC { enum CondCodes { EQ, NE, LT, LE, GT, GE }; } FunctionPass *createNVPTXISelDag(NVPTXTargetMachine &TM, llvm::CodeGenOpt::Level OptLevel); ModulePass *createNVPTXAssignValidGlobalNamesPass(); ModulePass *createGenericToNVVMPass(); FunctionPass *createNVVMIntrRangePass(unsigned int SmVersion); FunctionPass *createNVVMReflectPass(unsigned int SmVersion); MachineFunctionPass *createNVPTXPrologEpilogPass(); MachineFunctionPass *createNVPTXReplaceImageHandlesPass(); FunctionPass *createNVPTXImageOptimizerPass(); FunctionPass *createNVPTXLowerArgsPass(const NVPTXTargetMachine *TM); FunctionPass *createNVPTXLowerAllocaPass(); MachineFunctionPass *createNVPTXPeephole(); MachineFunctionPass *createNVPTXProxyRegErasurePass(); namespace NVPTX { enum DrvInterface { NVCL, CUDA }; // A field inside TSFlags needs a shift and a mask. The usage is // always as follows : // ((TSFlags & fieldMask) >> fieldShift) // The enum keeps the mask, the shift, and all valid values of the // field in one place. enum VecInstType { VecInstTypeShift = 0, VecInstTypeMask = 0xF, VecNOP = 0, VecLoad = 1, VecStore = 2, VecBuild = 3, VecShuffle = 4, VecExtract = 5, VecInsert = 6, VecDest = 7, VecOther = 15 }; enum SimpleMove { SimpleMoveMask = 0x10, SimpleMoveShift = 4 }; enum LoadStore { isLoadMask = 0x20, isLoadShift = 5, isStoreMask = 0x40, isStoreShift = 6 }; namespace PTXLdStInstCode { enum AddressSpace { GENERIC = 0, GLOBAL = 1, CONSTANT = 2, SHARED = 3, PARAM = 4, LOCAL = 5 }; enum FromType { Unsigned = 0, Signed, Float, Untyped }; enum VecType { Scalar = 1, V2 = 2, V4 = 4 }; } /// PTXCvtMode - Conversion code enumeration namespace PTXCvtMode { enum CvtMode { NONE = 0, RNI, RZI, RMI, RPI, RN, RZ, RM, RP, BASE_MASK = 0x0F, FTZ_FLAG = 0x10, SAT_FLAG = 0x20 }; } /// PTXCmpMode - Comparison mode enumeration namespace PTXCmpMode { enum CmpMode { EQ = 0, NE, LT, LE, GT, GE, LO, LS, HI, HS, EQU, NEU, LTU, LEU, GTU, GEU, NUM, // NAN is a MACRO NotANumber, BASE_MASK = 0xFF, FTZ_FLAG = 0x100 }; } } } // end namespace llvm; // Defines symbolic names for NVPTX registers. This defines a mapping from // register name to register number. #define GET_REGINFO_ENUM #include "NVPTXGenRegisterInfo.inc" // Defines symbolic names for the NVPTX instructions. #define GET_INSTRINFO_ENUM #include "NVPTXGenInstrInfo.inc" #endif
Upload File
Create Folder