003 File Manager
Current Path:
/usr/src/contrib/llvm-project/lldb/source/Plugins/Process/Utility
usr
/
src
/
contrib
/
llvm-project
/
lldb
/
source
/
Plugins
/
Process
/
Utility
/
📁
..
📄
ARMDefines.h
(6.17 KB)
📄
ARMUtils.h
(10.38 KB)
📄
AuxVector.cpp
(3.61 KB)
📄
AuxVector.h
(3 KB)
📄
DynamicRegisterInfo.cpp
(29.35 KB)
📄
DynamicRegisterInfo.h
(3.3 KB)
📄
FreeBSDSignals.cpp
(5.48 KB)
📄
FreeBSDSignals.h
(802 B)
📄
GDBRemoteSignals.cpp
(648 B)
📄
GDBRemoteSignals.h
(893 B)
📄
HistoryThread.cpp
(2.79 KB)
📄
HistoryThread.h
(2.87 KB)
📄
HistoryUnwind.cpp
(2.27 KB)
📄
HistoryUnwind.h
(1.42 KB)
📄
InferiorCallPOSIX.cpp
(6.44 KB)
📄
InferiorCallPOSIX.h
(1.09 KB)
📄
InstructionUtils.h
(4.01 KB)
📄
LinuxProcMaps.cpp
(4.35 KB)
📄
LinuxProcMaps.h
(954 B)
📄
LinuxSignals.cpp
(5.43 KB)
📄
LinuxSignals.h
(790 B)
📄
MipsLinuxSignals.cpp
(5.46 KB)
📄
MipsLinuxSignals.h
(816 B)
📄
NativeRegisterContextRegisterInfo.cpp
(1.48 KB)
📄
NativeRegisterContextRegisterInfo.h
(1.31 KB)
📄
NetBSDSignals.cpp
(3.09 KB)
📄
NetBSDSignals.h
(795 B)
📄
RegisterContextDarwinConstants.h
(852 B)
📄
RegisterContextDarwin_arm.cpp
(41.55 KB)
📄
RegisterContextDarwin_arm.h
(6.99 KB)
📄
RegisterContextDarwin_arm64.cpp
(27.29 KB)
📄
RegisterContextDarwin_arm64.h
(6.31 KB)
📄
RegisterContextDarwin_i386.cpp
(23.66 KB)
📄
RegisterContextDarwin_i386.h
(5.08 KB)
📄
RegisterContextDarwin_x86_64.cpp
(26.65 KB)
📄
RegisterContextDarwin_x86_64.h
(5.28 KB)
📄
RegisterContextDummy.cpp
(3.78 KB)
📄
RegisterContextDummy.h
(2.16 KB)
📄
RegisterContextFreeBSD_i386.cpp
(2.15 KB)
📄
RegisterContextFreeBSD_i386.h
(886 B)
📄
RegisterContextFreeBSD_mips64.cpp
(3.43 KB)
📄
RegisterContextFreeBSD_mips64.h
(1007 B)
📄
RegisterContextFreeBSD_powerpc.cpp
(5.29 KB)
📄
RegisterContextFreeBSD_powerpc.h
(1.74 KB)
📄
RegisterContextFreeBSD_x86_64.cpp
(4.27 KB)
📄
RegisterContextFreeBSD_x86_64.h
(998 B)
📄
RegisterContextHistory.cpp
(3.9 KB)
📄
RegisterContextHistory.h
(2.23 KB)
📄
RegisterContextLinux_i386.cpp
(4.5 KB)
📄
RegisterContextLinux_i386.h
(1.07 KB)
📄
RegisterContextLinux_mips.cpp
(5.82 KB)
📄
RegisterContextLinux_mips.h
(1.14 KB)
📄
RegisterContextLinux_mips64.cpp
(7.67 KB)
📄
RegisterContextLinux_mips64.h
(1.24 KB)
📄
RegisterContextLinux_s390x.cpp
(2.33 KB)
📄
RegisterContextLinux_s390x.h
(1.19 KB)
📄
RegisterContextLinux_x86_64.cpp
(6.19 KB)
📄
RegisterContextLinux_x86_64.h
(1.2 KB)
📄
RegisterContextMach_arm.cpp
(2.59 KB)
📄
RegisterContextMach_arm.h
(1.32 KB)
📄
RegisterContextMach_i386.cpp
(2.13 KB)
📄
RegisterContextMach_i386.h
(1.21 KB)
📄
RegisterContextMach_x86_64.cpp
(2.24 KB)
📄
RegisterContextMach_x86_64.h
(1.24 KB)
📄
RegisterContextMemory.cpp
(4.75 KB)
📄
RegisterContextMemory.h
(2.71 KB)
📄
RegisterContextNetBSD_i386.cpp
(2.87 KB)
📄
RegisterContextNetBSD_i386.h
(882 B)
📄
RegisterContextNetBSD_x86_64.cpp
(5.49 KB)
📄
RegisterContextNetBSD_x86_64.h
(1.06 KB)
📄
RegisterContextOpenBSD_i386.cpp
(2.07 KB)
📄
RegisterContextOpenBSD_i386.h
(886 B)
📄
RegisterContextOpenBSD_x86_64.cpp
(2.78 KB)
📄
RegisterContextOpenBSD_x86_64.h
(998 B)
📄
RegisterContextPOSIX_arm.cpp
(6.62 KB)
📄
RegisterContextPOSIX_arm.h
(2.87 KB)
📄
RegisterContextPOSIX_arm64.cpp
(3.03 KB)
📄
RegisterContextPOSIX_arm64.h
(2.3 KB)
📄
RegisterContextPOSIX_mips64.cpp
(5.75 KB)
📄
RegisterContextPOSIX_mips64.h
(2.41 KB)
📄
RegisterContextPOSIX_powerpc.cpp
(5.91 KB)
📄
RegisterContextPOSIX_powerpc.h
(4.75 KB)
📄
RegisterContextPOSIX_ppc64le.cpp
(7.28 KB)
📄
RegisterContextPOSIX_ppc64le.h
(2.27 KB)
📄
RegisterContextPOSIX_s390x.cpp
(5.67 KB)
📄
RegisterContextPOSIX_s390x.h
(2.08 KB)
📄
RegisterContextPOSIX_x86.cpp
(22.13 KB)
📄
RegisterContextPOSIX_x86.h
(5.31 KB)
📄
RegisterContextThreadMemory.cpp
(6.75 KB)
📄
RegisterContextThreadMemory.h
(3.71 KB)
📄
RegisterContextWindows_i386.cpp
(4.35 KB)
📄
RegisterContextWindows_i386.h
(937 B)
📄
RegisterContextWindows_x86_64.cpp
(6.78 KB)
📄
RegisterContextWindows_x86_64.h
(949 B)
📄
RegisterContext_mips.h
(6.85 KB)
📄
RegisterContext_powerpc.h
(2.82 KB)
📄
RegisterContext_s390x.h
(2.04 KB)
📄
RegisterContext_x86.h
(9.61 KB)
📄
RegisterInfoAndSetInterface.h
(1.14 KB)
📄
RegisterInfoInterface.h
(2.28 KB)
📄
RegisterInfoPOSIX_arm.cpp
(3.51 KB)
📄
RegisterInfoPOSIX_arm.h
(1.58 KB)
📄
RegisterInfoPOSIX_arm64.cpp
(7.83 KB)
📄
RegisterInfoPOSIX_arm64.h
(2.27 KB)
📄
RegisterInfoPOSIX_ppc64le.cpp
(1.95 KB)
📄
RegisterInfoPOSIX_ppc64le.h
(1.02 KB)
📄
RegisterInfos_arm.h
(37.11 KB)
📄
RegisterInfos_arm64.h
(28.46 KB)
📄
RegisterInfos_i386.h
(15.93 KB)
📄
RegisterInfos_mips.h
(16.18 KB)
📄
RegisterInfos_mips64.h
(23.21 KB)
📄
RegisterInfos_powerpc.h
(14.8 KB)
📄
RegisterInfos_ppc64.h
(16.62 KB)
📄
RegisterInfos_ppc64le.h
(23.77 KB)
📄
RegisterInfos_s390x.h
(6.47 KB)
📄
RegisterInfos_x86_64.h
(24.31 KB)
📄
StopInfoMachException.cpp
(16.87 KB)
📄
StopInfoMachException.h
(1.78 KB)
📄
ThreadMemory.cpp
(3.04 KB)
📄
ThreadMemory.h
(3.22 KB)
📄
lldb-arm-register-enums.h
(3.56 KB)
📄
lldb-arm64-register-enums.h
(4.87 KB)
📄
lldb-mips-freebsd-register-enums.h
(1.62 KB)
📄
lldb-mips-linux-register-enums.h
(7.25 KB)
📄
lldb-ppc64-register-enums.h
(2.91 KB)
📄
lldb-ppc64le-register-enums.h
(4.63 KB)
📄
lldb-s390x-register-enums.h
(2.31 KB)
📄
lldb-x86-register-enums.h
(7.93 KB)
Editing: RegisterInfoPOSIX_arm64.cpp
//===-- RegisterInfoPOSIX_arm64.cpp ---------------------------------------===// // // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. // See https://llvm.org/LICENSE.txt for license information. // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception // //===---------------------------------------------------------------------===// #include <cassert> #include <stddef.h> #include <vector> #include "lldb/lldb-defines.h" #include "llvm/Support/Compiler.h" #include "RegisterInfoPOSIX_arm64.h" // Based on RegisterContextDarwin_arm64.cpp #define GPR_OFFSET(idx) ((idx)*8) #define GPR_OFFSET_NAME(reg) \ (LLVM_EXTENSION offsetof(RegisterInfoPOSIX_arm64::GPR, reg)) #define FPU_OFFSET(idx) ((idx)*16 + sizeof(RegisterInfoPOSIX_arm64::GPR)) #define FPU_OFFSET_NAME(reg) \ (LLVM_EXTENSION offsetof(RegisterInfoPOSIX_arm64::FPU, reg) + \ sizeof(RegisterInfoPOSIX_arm64::GPR)) #define EXC_OFFSET_NAME(reg) \ (LLVM_EXTENSION offsetof(RegisterInfoPOSIX_arm64::EXC, reg) + \ sizeof(RegisterInfoPOSIX_arm64::GPR) + \ sizeof(RegisterInfoPOSIX_arm64::FPU)) #define DBG_OFFSET_NAME(reg) \ (LLVM_EXTENSION offsetof(RegisterInfoPOSIX_arm64::DBG, reg) + \ sizeof(RegisterInfoPOSIX_arm64::GPR) + \ sizeof(RegisterInfoPOSIX_arm64::FPU) + \ sizeof(RegisterInfoPOSIX_arm64::EXC)) #define DEFINE_DBG(reg, i) \ #reg, NULL, \ sizeof(((RegisterInfoPOSIX_arm64::DBG *) NULL)->reg[i]), \ DBG_OFFSET_NAME(reg[i]), lldb::eEncodingUint, lldb::eFormatHex, \ {LLDB_INVALID_REGNUM, LLDB_INVALID_REGNUM, \ LLDB_INVALID_REGNUM, LLDB_INVALID_REGNUM, \ dbg_##reg##i }, \ NULL, NULL, NULL, 0 #define REG_CONTEXT_SIZE \ (sizeof(RegisterInfoPOSIX_arm64::GPR) + \ sizeof(RegisterInfoPOSIX_arm64::FPU) + \ sizeof(RegisterInfoPOSIX_arm64::EXC)) // Include RegisterInfos_arm64 to declare our g_register_infos_arm64 structure. #define DECLARE_REGISTER_INFOS_ARM64_STRUCT #include "RegisterInfos_arm64.h" #undef DECLARE_REGISTER_INFOS_ARM64_STRUCT static const lldb_private::RegisterInfo * GetRegisterInfoPtr(const lldb_private::ArchSpec &target_arch) { switch (target_arch.GetMachine()) { case llvm::Triple::aarch64: case llvm::Triple::aarch64_32: return g_register_infos_arm64_le; default: assert(false && "Unhandled target architecture."); return nullptr; } } // Number of register sets provided by this context. enum { k_num_gpr_registers = gpr_w28 - gpr_x0 + 1, k_num_fpr_registers = fpu_fpcr - fpu_v0 + 1, k_num_register_sets = 2 }; // ARM64 general purpose registers. static const uint32_t g_gpr_regnums_arm64[] = { gpr_x0, gpr_x1, gpr_x2, gpr_x3, gpr_x4, gpr_x5, gpr_x6, gpr_x7, gpr_x8, gpr_x9, gpr_x10, gpr_x11, gpr_x12, gpr_x13, gpr_x14, gpr_x15, gpr_x16, gpr_x17, gpr_x18, gpr_x19, gpr_x20, gpr_x21, gpr_x22, gpr_x23, gpr_x24, gpr_x25, gpr_x26, gpr_x27, gpr_x28, gpr_fp, gpr_lr, gpr_sp, gpr_pc, gpr_cpsr, gpr_w0, gpr_w1, gpr_w2, gpr_w3, gpr_w4, gpr_w5, gpr_w6, gpr_w7, gpr_w8, gpr_w9, gpr_w10, gpr_w11, gpr_w12, gpr_w13, gpr_w14, gpr_w15, gpr_w16, gpr_w17, gpr_w18, gpr_w19, gpr_w20, gpr_w21, gpr_w22, gpr_w23, gpr_w24, gpr_w25, gpr_w26, gpr_w27, gpr_w28, LLDB_INVALID_REGNUM}; static_assert(((sizeof g_gpr_regnums_arm64 / sizeof g_gpr_regnums_arm64[0]) - 1) == k_num_gpr_registers, "g_gpr_regnums_arm64 has wrong number of register infos"); // ARM64 floating point registers. static const uint32_t g_fpu_regnums_arm64[] = { fpu_v0, fpu_v1, fpu_v2, fpu_v3, fpu_v4, fpu_v5, fpu_v6, fpu_v7, fpu_v8, fpu_v9, fpu_v10, fpu_v11, fpu_v12, fpu_v13, fpu_v14, fpu_v15, fpu_v16, fpu_v17, fpu_v18, fpu_v19, fpu_v20, fpu_v21, fpu_v22, fpu_v23, fpu_v24, fpu_v25, fpu_v26, fpu_v27, fpu_v28, fpu_v29, fpu_v30, fpu_v31, fpu_s0, fpu_s1, fpu_s2, fpu_s3, fpu_s4, fpu_s5, fpu_s6, fpu_s7, fpu_s8, fpu_s9, fpu_s10, fpu_s11, fpu_s12, fpu_s13, fpu_s14, fpu_s15, fpu_s16, fpu_s17, fpu_s18, fpu_s19, fpu_s20, fpu_s21, fpu_s22, fpu_s23, fpu_s24, fpu_s25, fpu_s26, fpu_s27, fpu_s28, fpu_s29, fpu_s30, fpu_s31, fpu_d0, fpu_d1, fpu_d2, fpu_d3, fpu_d4, fpu_d5, fpu_d6, fpu_d7, fpu_d8, fpu_d9, fpu_d10, fpu_d11, fpu_d12, fpu_d13, fpu_d14, fpu_d15, fpu_d16, fpu_d17, fpu_d18, fpu_d19, fpu_d20, fpu_d21, fpu_d22, fpu_d23, fpu_d24, fpu_d25, fpu_d26, fpu_d27, fpu_d28, fpu_d29, fpu_d30, fpu_d31, fpu_fpsr, fpu_fpcr, LLDB_INVALID_REGNUM}; static_assert(((sizeof g_fpu_regnums_arm64 / sizeof g_fpu_regnums_arm64[0]) - 1) == k_num_fpr_registers, "g_fpu_regnums_arm64 has wrong number of register infos"); // clang-format on // Register sets for ARM64. static const lldb_private::RegisterSet g_reg_sets_arm64[k_num_register_sets] = { {"General Purpose Registers", "gpr", k_num_gpr_registers, g_gpr_regnums_arm64}, {"Floating Point Registers", "fpu", k_num_fpr_registers, g_fpu_regnums_arm64}}; static uint32_t GetRegisterInfoCount(const lldb_private::ArchSpec &target_arch) { switch (target_arch.GetMachine()) { case llvm::Triple::aarch64: case llvm::Triple::aarch64_32: return static_cast<uint32_t>(sizeof(g_register_infos_arm64_le) / sizeof(g_register_infos_arm64_le[0])); default: assert(false && "Unhandled target architecture."); return 0; } } RegisterInfoPOSIX_arm64::RegisterInfoPOSIX_arm64( const lldb_private::ArchSpec &target_arch) : lldb_private::RegisterInfoAndSetInterface(target_arch), m_register_info_p(GetRegisterInfoPtr(target_arch)), m_register_info_count(GetRegisterInfoCount(target_arch)) { switch (target_arch.GetMachine()) { case llvm::Triple::aarch64: case llvm::Triple::aarch64_32: num_registers = k_num_gpr_registers + k_num_fpr_registers; num_gpr_registers = k_num_gpr_registers; num_fpr_registers = k_num_fpr_registers; last_gpr = gpr_w28; first_fpr = fpu_v0; last_fpr = fpu_fpcr; break; default: assert(false && "Unhandled target architecture."); break; } } uint32_t RegisterInfoPOSIX_arm64::GetRegisterCount() const { return num_gpr_registers + num_fpr_registers; } size_t RegisterInfoPOSIX_arm64::GetGPRSize() const { return sizeof(struct RegisterInfoPOSIX_arm64::GPR); } size_t RegisterInfoPOSIX_arm64::GetFPRSize() const { return sizeof(struct RegisterInfoPOSIX_arm64::FPU); } const lldb_private::RegisterInfo * RegisterInfoPOSIX_arm64::GetRegisterInfo() const { return m_register_info_p; } size_t RegisterInfoPOSIX_arm64::GetRegisterSetCount() const { return k_num_register_sets; } size_t RegisterInfoPOSIX_arm64::GetRegisterSetFromRegisterIndex( uint32_t reg_index) const { if (reg_index <= last_gpr) return GPRegSet; else if (reg_index <= last_fpr) return FPRegSet; return LLDB_INVALID_REGNUM; } const lldb_private::RegisterSet * RegisterInfoPOSIX_arm64::GetRegisterSet(size_t set_index) const { if (set_index < k_num_register_sets) return &g_reg_sets_arm64[set_index]; return nullptr; }
Upload File
Create Folder