003 File Manager
Current Path:
/usr/src/contrib/llvm-project/llvm/lib/Target/VE
usr
/
src
/
contrib
/
llvm-project
/
llvm
/
lib
/
Target
/
VE
/
📁
..
📁
AsmParser
📁
Disassembler
📁
MCTargetDesc
📁
TargetInfo
📄
VE.h
(8.79 KB)
📄
VE.td
(2.21 KB)
📄
VEAsmPrinter.cpp
(12.54 KB)
📄
VECallingConv.td
(3.05 KB)
📄
VEFrameLowering.cpp
(13.39 KB)
📄
VEFrameLowering.h
(3.35 KB)
📄
VEISelDAGToDAG.cpp
(10.27 KB)
📄
VEISelLowering.cpp
(37.14 KB)
📄
VEISelLowering.h
(4.23 KB)
📄
VEInstrFormats.td
(5.53 KB)
📄
VEInstrInfo.cpp
(20.02 KB)
📄
VEInstrInfo.h
(3.35 KB)
📄
VEInstrInfo.td
(80.08 KB)
📄
VEMCInstLower.cpp
(2.83 KB)
📄
VEMachineFunctionInfo.cpp
(469 B)
📄
VEMachineFunctionInfo.h
(1.57 KB)
📄
VERegisterInfo.cpp
(5.07 KB)
📄
VERegisterInfo.h
(1.75 KB)
📄
VERegisterInfo.td
(5.67 KB)
📄
VESubtarget.cpp
(4.04 KB)
📄
VESubtarget.h
(2.38 KB)
📄
VETargetMachine.cpp
(3.23 KB)
📄
VETargetMachine.h
(1.95 KB)
📄
VETargetTransformInfo.h
(1.72 KB)
Editing: VEInstrInfo.h
//===-- VEInstrInfo.h - VE Instruction Information --------------*- C++ -*-===// // // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. // See https://llvm.org/LICENSE.txt for license information. // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception // //===----------------------------------------------------------------------===// // // This file contains the VE implementation of the TargetInstrInfo class. // //===----------------------------------------------------------------------===// #ifndef LLVM_LIB_TARGET_VE_VEINSTRINFO_H #define LLVM_LIB_TARGET_VE_VEINSTRINFO_H #include "VERegisterInfo.h" #include "llvm/CodeGen/TargetInstrInfo.h" #define GET_INSTRINFO_HEADER #include "VEGenInstrInfo.inc" namespace llvm { class VESubtarget; class VEInstrInfo : public VEGenInstrInfo { const VERegisterInfo RI; virtual void anchor(); public: explicit VEInstrInfo(VESubtarget &ST); /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info. As /// such, whenever a client has an instance of instruction info, it should /// always be able to get register info as well (through this method). /// const VERegisterInfo &getRegisterInfo() const { return RI; } /// Branch Analysis & Modification { bool analyzeBranch(MachineBasicBlock &MBB, MachineBasicBlock *&TBB, MachineBasicBlock *&FBB, SmallVectorImpl<MachineOperand> &Cond, bool AllowModify = false) const override; unsigned removeBranch(MachineBasicBlock &MBB, int *BytesRemoved = nullptr) const override; unsigned insertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef<MachineOperand> Cond, const DebugLoc &DL, int *BytesAdded = nullptr) const override; bool reverseBranchCondition(SmallVectorImpl<MachineOperand> &Cond) const override; /// } Branch Analysis & Modification void copyPhysReg(MachineBasicBlock &MBB, MachineBasicBlock::iterator I, const DebugLoc &DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override; /// Stack Spill & Reload { unsigned isLoadFromStackSlot(const MachineInstr &MI, int &FrameIndex) const override; unsigned isStoreToStackSlot(const MachineInstr &MI, int &FrameIndex) const override; void storeRegToStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator MBBI, Register SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override; void loadRegFromStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator MBBI, Register DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override; /// } Stack Spill & Reload Register getGlobalBaseReg(MachineFunction *MF) const; // Lower pseudo instructions after register allocation. bool expandPostRAPseudo(MachineInstr &MI) const override; bool expandExtendStackPseudo(MachineInstr &MI) const; bool expandGetStackTopPseudo(MachineInstr &MI) const; }; } // namespace llvm #endif
Upload File
Create Folder