003 File Manager
Current Path:
/usr/src/sys/mips/atheros/ar531x
usr
/
src
/
sys
/
mips
/
atheros
/
ar531x
/
📁
..
📄
apb.c
(18.72 KB)
📄
apbvar.h
(2.05 KB)
📄
ar5312_chip.c
(5.51 KB)
📄
ar5312_chip.h
(1.44 KB)
📄
ar5312reg.h
(8.9 KB)
📄
ar5315_chip.c
(7.13 KB)
📄
ar5315_chip.h
(1.44 KB)
📄
ar5315_cpudef.h
(4.49 KB)
📄
ar5315_gpio.c
(13.12 KB)
📄
ar5315_gpiovar.h
(2.49 KB)
📄
ar5315_machdep.c
(8.6 KB)
📄
ar5315_setup.c
(4.07 KB)
📄
ar5315_setup.h
(1.84 KB)
📄
ar5315_spi.c
(6.95 KB)
📄
ar5315_wdog.c
(4.45 KB)
📄
ar5315reg.h
(9.06 KB)
📄
arspireg.h
(2.67 KB)
📄
files.ar5315
(692 B)
📄
if_are.c
(42.19 KB)
📄
if_arereg.h
(15.43 KB)
📄
uart_bus_ar5315.c
(2.88 KB)
📄
uart_cpu_ar5315.c
(2.38 KB)
Editing: ar5315_gpiovar.h
/*- * Copyright (c) 2009, Oleksandr Tymoshenko <gonzo@FreeBSD.org> * Copyright (c) 2009, Luiz Otavio O Souza. * All rights reserved. * * Redistribution and use in source and binary forms, with or without * modification, are permitted provided that the following conditions * are met: * 1. Redistributions of source code must retain the above copyright * notice unmodified, this list of conditions, and the following * disclaimer. * 2. Redistributions in binary form must reproduce the above copyright * notice, this list of conditions and the following disclaimer in the * documentation and/or other materials provided with the distribution. * * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF * SUCH DAMAGE. * * $FreeBSD$ * */ #ifndef __AR5315_GPIOVAR_H__ #define __AR5315_GPIOVAR_H__ #include <sys/timepps.h> #define GPIO_LOCK(_sc) mtx_lock(&(_sc)->gpio_mtx) #define GPIO_UNLOCK(_sc) mtx_unlock(&(_sc)->gpio_mtx) #define GPIO_LOCK_ASSERT(_sc) mtx_assert(&(_sc)->gpio_mtx, MA_OWNED) /* * register space access macros */ #define GPIO_WRITE(sc, reg, val) do { \ bus_write_4(sc->gpio_mem_res, (reg), (val)); \ } while (0) #define GPIO_READ(sc, reg) bus_read_4(sc->gpio_mem_res, (reg)) #define GPIO_SET_BITS(sc, reg, bits) \ GPIO_WRITE(sc, reg, GPIO_READ(sc, (reg)) | (bits)) #define GPIO_CLEAR_BITS(sc, reg, bits) \ GPIO_WRITE(sc, reg, GPIO_READ(sc, (reg)) & ~(bits)) #define AR5315_GPIO_PINS 23 #define AR5312_GPIO_PINS 8 struct ar5315_gpio_softc { device_t dev; device_t busdev; struct mtx gpio_mtx; struct resource *gpio_mem_res; int gpio_mem_rid; struct resource *gpio_irq_res; int gpio_irq_rid; void *gpio_ih; int gpio_npins; struct gpio_pin *gpio_pins; int gpio_ppspin; struct pps_state gpio_pps; uint32_t gpio_ppsenable; }; #endif /* __AR5315_GPIOVAR_H__ */
Upload File
Create Folder