File Manager

003 File Manager

Current Path: /usr/src/sys/contrib/device-tree/Bindings/interrupt-controller

usr / src / sys / contrib / device-tree / Bindings / interrupt-controller /

📁 ..
📄 abilis,tb10x-ictl.txt(1.26 KB)
📄 al,alpine-msix.txt(692 B)
📄 allwinner,sun4i-a10-ic.yaml(910 B)
📄 allwinner,sun7i-a20-sc-nmi.yaml(1.59 KB)
📄 amazon,al-fic.txt(971 B)
📄 amlogic,meson-gpio-intc.txt(1.67 KB)
📄 andestech,ativic32.txt(623 B)
📄 arm,gic-v3.yaml(7.76 KB)
📄 arm,gic.yaml(6.63 KB)
📄 arm,nvic.txt(1.13 KB)
📄 arm,versatile-fpga-irq.txt(1.51 KB)
📄 arm,vic.txt(1.58 KB)
📄 aspeed,ast2400-i2c-ic.txt(698 B)
📄 aspeed,ast2400-vic.txt(720 B)
📄 aspeed,ast2xxx-scu-ic.txt(676 B)
📄 atmel,aic.txt(1.38 KB)
📄 brcm,bcm2835-armctrl-ic.txt(2.69 KB)
📄 brcm,bcm2836-l1-intc.txt(1013 B)
📄 brcm,bcm3380-l2-intc.txt(1.29 KB)
📄 brcm,bcm6345-l1-intc.txt(1.92 KB)
📄 brcm,bcm7038-l1-intc.txt(2.13 KB)
📄 brcm,bcm7120-l2-intc.txt(3.23 KB)
📄 brcm,l2-intc.txt(1023 B)
📄 cdns,xtensa-mx.txt(488 B)
📄 cdns,xtensa-pic.txt(969 B)
📄 cirrus,clps711x-intc.txt(1.22 KB)
📄 csky,apb-intc.txt(1.53 KB)
📄 csky,mpintc.txt(1.29 KB)
📄 digicolor-ic.txt(641 B)
📄 ezchip,nps400-ic.txt(410 B)
📄 faraday,ftintc010.txt(838 B)
📄 fsl,intmux.yaml(1.43 KB)
📄 fsl,irqsteer.yaml(2.16 KB)
📄 fsl,ls-extirq.txt(1.61 KB)
📄 fsl,ls-scfg-msi.txt(1.03 KB)
📄 google,goldfish-pic.txt(806 B)
📄 hisilicon,mbigen-v2.txt(2.4 KB)
📄 img,meta-intc.txt(2.43 KB)
📄 img,pdc-intc.txt(3.24 KB)
📄 ingenic,intc.yaml(1.33 KB)
📄 intel,ce4100-ioapic.txt(617 B)
📄 intel,ixp4xx-interrupt.yaml(1.38 KB)
📄 interrupts.txt(3.76 KB)
📄 jcore,aic.txt(744 B)
📄 loongson,htpic.yaml(1.35 KB)
📄 loongson,htvec.yaml(1.32 KB)
📄 loongson,liointc.yaml(2.16 KB)
📄 loongson,ls1x-intc.txt(668 B)
📄 loongson,pch-msi.yaml(1.41 KB)
📄 loongson,pch-pic.yaml(1.25 KB)
📄 lsi,zevio-intc.txt(424 B)
📄 marvell,armada-370-xp-mpic.txt(1.47 KB)
📄 marvell,armada-8k-pic.txt(887 B)
📄 marvell,gicp.txt(710 B)
📄 marvell,icu.txt(2.98 KB)
📄 marvell,odmi-controller.txt(1.38 KB)
📄 marvell,orion-intc.txt(1.55 KB)
📄 marvell,sei.txt(1.33 KB)
📄 mediatek,cirq.txt(1.32 KB)
📄 mediatek,sysirq.txt(1.93 KB)
📄 microchip,pic32-evic.txt(2.1 KB)
📄 mips-gic.txt(2.29 KB)
📄 mrvl,intc.txt(2.35 KB)
📄 mrvl,intc.yaml(2.81 KB)
📄 mscc,ocelot-icpu-intr.txt(678 B)
📄 msi.txt(3.76 KB)
📄 mti,gic.yaml(3.92 KB)
📄 nvidia,tegra20-ictlr.txt(1.42 KB)
📄 nxp,lpc3220-mic.txt(1.7 KB)
📄 open-pic.txt(3.01 KB)
📄 opencores,or1k-pic.txt(797 B)
📄 openrisc,ompic.txt(723 B)
📄 qca,ath79-cpu-intc.txt(1.35 KB)
📄 qca,ath79-misc-intc.txt(1.3 KB)
📄 qcom,pdc.txt(2.36 KB)
📄 rda,8810pl-intc.txt(1.04 KB)
📄 renesas,h8300h-intc.txt(608 B)
📄 renesas,h8s-intc.txt(599 B)
📄 renesas,intc-irqpin.yaml(2.86 KB)
📄 renesas,irqc.yaml(2.5 KB)
📄 renesas,rza1-irqc.txt(1.51 KB)
📄 renesas,rza1-irqc.yaml(2.14 KB)
📄 riscv,cpu-intc.txt(2.43 KB)
📄 samsung,exynos4210-combiner.txt(2.17 KB)
📄 samsung,s3c24xx-irq.txt(1.62 KB)
📄 sifive,plic-1.0.0.txt(2.59 KB)
📄 sigma,smp8642-intc.txt(1.26 KB)
📄 snps,arc700-intc.txt(595 B)
📄 snps,archs-idu-intc.txt(1.46 KB)
📄 snps,archs-intc.txt(589 B)
📄 snps,dw-apb-ictl.txt(1.13 KB)
📄 socionext,synquacer-exiu.txt(1.05 KB)
📄 socionext,uniphier-aidet.yaml(1.6 KB)
📄 st,spear3xx-shirq.txt(1.81 KB)
📄 st,sti-irq-syscfg.txt(1.25 KB)
📄 st,stm32-exti.yaml(2.03 KB)
📄 technologic,ts4800.txt(605 B)
📄 ti,c64x+megamod-pic.txt(3.9 KB)
📄 ti,cp-intc.txt(844 B)
📄 ti,keystone-irq.txt(1.24 KB)
📄 ti,omap-intc-irq.txt(842 B)
📄 ti,omap2-intc.txt(809 B)
📄 ti,omap4-wugen-mpu(1.08 KB)
📄 ti,sci-inta.txt(3.09 KB)
📄 ti,sci-inta.yaml(3.44 KB)
📄 ti,sci-intr.txt(3.44 KB)
📄 ti,sci-intr.yaml(3.59 KB)
📄 via,vt8500-intc.txt(417 B)

Editing: arm,gic-v3.yaml

# SPDX-License-Identifier: GPL-2.0
%YAML 1.2
---
$id: http://devicetree.org/schemas/interrupt-controller/arm,gic-v3.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: ARM Generic Interrupt Controller, version 3

maintainers:
  - Marc Zyngier <marc.zyngier@arm.com>

description: |
  AArch64 SMP cores are often associated with a GICv3, providing Private
  Peripheral Interrupts (PPI), Shared Peripheral Interrupts (SPI),
  Software Generated Interrupts (SGI), and Locality-specific Peripheral
  Interrupts (LPI).

allOf:
  - $ref: /schemas/interrupt-controller.yaml#

properties:
  compatible:
    oneOf:
      - items:
          - enum:
              - qcom,msm8996-gic-v3
          - const: arm,gic-v3
      - const: arm,gic-v3

interrupt-controller: true

"#address-cells":
    enum: [ 0, 1, 2 ]
  "#size-cells":
    enum: [ 1, 2 ]

ranges: true

"#interrupt-cells":
    description: |
      Specifies the number of cells needed to encode an interrupt source.
      Must be a single cell with a value of at least 3.
      If the system requires describing PPI affinity, then the value must
      be at least 4.

The 1st cell is the interrupt type; 0 for SPI interrupts, 1 for PPI
      interrupts, 2 for interrupts in the Extended SPI range, 3 for the
      Extended PPI range. Other values are reserved for future use.

The 2nd cell contains the interrupt number for the interrupt type.
      SPI interrupts are in the range [0-987]. PPI interrupts are in the
      range [0-15]. Extented SPI interrupts are in the range [0-1023].
      Extended PPI interrupts are in the range [0-127].

The 3rd cell is the flags, encoded as follows:
      bits[3:0] trigger type and level flags.
        1 = edge triggered
        4 = level triggered

The 4th cell is a phandle to a node describing a set of CPUs this
      interrupt is affine to. The interrupt must be a PPI, and the node
      pointed must be a subnode of the "ppi-partitions" subnode. For
      interrupt types other than PPI or PPIs that are not partitionned,
      this cell must be zero. See the "ppi-partitions" node description
      below.

Cells 5 and beyond are reserved for future use and must have a value
      of 0 if present.
    enum: [ 3, 4 ]

reg:
    description: |
      Specifies base physical address(s) and size of the GIC
      registers, in the following order:
      - GIC Distributor interface (GICD)
      - GIC Redistributors (GICR), one range per redistributor region
      - GIC CPU interface (GICC)
      - GIC Hypervisor interface (GICH)
      - GIC Virtual CPU interface (GICV)

GICC, GICH and GICV are optional.
    minItems: 2
    maxItems: 4096   # Should be enough?

interrupts:
    description:
      Interrupt source of the VGIC maintenance interrupt.
    maxItems: 1

redistributor-stride:
    description:
      If using padding pages, specifies the stride of consecutive
      redistributors. Must be a multiple of 64kB.
    $ref: /schemas/types.yaml#/definitions/uint64
    multipleOf: 0x10000
    exclusiveMinimum: 0

"#redistributor-regions":
    description:
      The number of independent contiguous regions occupied by the
      redistributors. Required if more than one such region is present.
    $ref: /schemas/types.yaml#/definitions/uint32
    maximum: 4096

msi-controller:
    description:
      Only present if the Message Based Interrupt functionnality is
      being exposed by the HW, and the mbi-ranges property present.

mbi-ranges:
    description:
      A list of pairs <intid span>, where "intid" is the first SPI of a range
      that can be used an MBI, and "span" the size of that range. Multiple
      ranges can be provided.
    $ref: /schemas/types.yaml#/definitions/uint32-matrix
    items:
      minItems: 2
      maxItems: 2

mbi-alias:
    description:
      Address property. Base address of an alias of the GICD region containing
      only the {SET,CLR}SPI registers to be used if isolation is required,
      and if supported by the HW.
    $ref: /schemas/types.yaml#/definitions/uint32-array
    items:
      minItems: 1
      maxItems: 2

ppi-partitions:
    type: object
    description:
      PPI affinity can be expressed as a single "ppi-partitions" node,
      containing a set of sub-nodes.
    patternProperties:
      "^interrupt-partition-[0-9]+$":
        type: object
        properties:
          affinity:
            $ref: /schemas/types.yaml#/definitions/phandle-array
            description:
              Should be a list of phandles to CPU nodes (as described in
              Documentation/devicetree/bindings/arm/cpus.yaml).

required:
          - affinity

dependencies:
  mbi-ranges: [ msi-controller ]
  msi-controller: [ mbi-ranges ]

required:
  - compatible
  - interrupts
  - reg

patternProperties:
  "^gic-its@": false
  "^interrupt-controller@[0-9a-f]+$": false
  # msi-controller is preferred, but allow other names
  "^(msi-controller|gic-its|interrupt-controller)@[0-9a-f]+$":
    type: object
    description:
      GICv3 has one or more Interrupt Translation Services (ITS) that are
      used to route Message Signalled Interrupts (MSI) to the CPUs.
    properties:
      compatible:
        const: arm,gic-v3-its

msi-controller: true

"#msi-cells":
        description:
          The single msi-cell is the DeviceID of the device which will generate
          the MSI.
        const: 1

reg:
        description:
          Specifies the base physical address and size of the ITS registers.
        maxItems: 1

socionext,synquacer-pre-its:
        description:
          (u32, u32) tuple describing the untranslated
          address and size of the pre-ITS window.
        $ref: /schemas/types.yaml#/definitions/uint32-array
        items:
          minItems: 2
          maxItems: 2

required:
      - compatible
      - msi-controller
      - "#msi-cells"
      - reg

additionalProperties: false

examples:
  - |
    gic: interrupt-controller@2cf00000 {
      compatible = "arm,gic-v3";
      #interrupt-cells = <3>;
      #address-cells = <1>;
      #size-cells = <1>;
      ranges;
      interrupt-controller;
      reg = <0x2f000000 0x10000>,  // GICD
            <0x2f100000 0x200000>,  // GICR
            <0x2c000000 0x2000>,  // GICC
            <0x2c010000 0x2000>,  // GICH
            <0x2c020000 0x2000>;  // GICV
      interrupts = <1 9 4>;

msi-controller;
      mbi-ranges = <256 128>;

msi-controller@2c200000 {
        compatible = "arm,gic-v3-its";
        msi-controller;
        #msi-cells = <1>;
        reg = <0x2c200000 0x20000>;
      };
    };

interrupt-controller@2c010000 {
      compatible = "arm,gic-v3";
      #interrupt-cells = <4>;
      #address-cells = <1>;
      #size-cells = <1>;
      ranges;
      interrupt-controller;
      redistributor-stride = <0x0 0x40000>;  // 256kB stride
      #redistributor-regions = <2>;
      reg = <0x2c010000 0x10000>,  // GICD
            <0x2d000000 0x800000>,  // GICR 1: CPUs 0-31
            <0x2e000000 0x800000>,  // GICR 2: CPUs 32-63
            <0x2c040000 0x2000>,  // GICC
            <0x2c060000 0x2000>,  // GICH
            <0x2c080000 0x2000>;  // GICV
      interrupts = <1 9 4>;

msi-controller@2c200000 {
        compatible = "arm,gic-v3-its";
        msi-controller;
        #msi-cells = <1>;
        reg = <0x2c200000 0x20000>;
      };

msi-controller@2c400000 {
        compatible = "arm,gic-v3-its";
        msi-controller;
        #msi-cells = <1>;
        reg = <0x2c400000 0x20000>;
      };

ppi-partitions {
        part0: interrupt-partition-0 {
          affinity = <&cpu0 &cpu2>;
        };

part1: interrupt-partition-1 {
          affinity = <&cpu1 &cpu3>;
        };
      };
    };

device@0 {
      reg = <0 4>;
      interrupts = <1 1 4 &part0>;
    };

...

003 File Manager

Editing: arm,gic-v3.yaml

Upload File

Create Folder