File Manager

003 File Manager

Current Path: /usr/src/sys/contrib/device-tree/src/arm64/renesas

usr / src / sys / contrib / device-tree / src / arm64 / renesas /

📁 ..
📄 aistarvision-mipi-adapter-2.1.dtsi(2.02 KB)
📄 beacon-renesom-baseboard.dtsi(13.39 KB)
📄 beacon-renesom-som.dtsi(5.68 KB)
📄 cat875.dtsi(1009 B)
📄 hihope-common.dtsi(5.78 KB)
📄 hihope-rev2.dtsi(1.56 KB)
📄 hihope-rev4.dtsi(2.81 KB)
📄 hihope-rzg2-ex-lvds.dtsi(846 B)
📄 hihope-rzg2-ex.dtsi(1.45 KB)
📄 r8a774a1-beacon-rzg2m-kit.dts(537 B)
📄 r8a774a1-hihope-rzg2m-ex-idk-1110wr.dts(373 B)
📄 r8a774a1-hihope-rzg2m-ex.dts(494 B)
📄 r8a774a1-hihope-rzg2m-rev2-ex-idk-1110wr.dts(374 B)
📄 r8a774a1-hihope-rzg2m-rev2-ex.dts(502 B)
📄 r8a774a1-hihope-rzg2m-rev2.dts(819 B)
📄 r8a774a1-hihope-rzg2m.dts(813 B)
📄 r8a774a1.dtsi(75.58 KB)
📄 r8a774b1-hihope-rzg2n-ex-idk-1110wr.dts(378 B)
📄 r8a774b1-hihope-rzg2n-ex.dts(393 B)
📄 r8a774b1-hihope-rzg2n-rev2-ex-idk-1110wr.dts(379 B)
📄 r8a774b1-hihope-rzg2n-rev2-ex.dts(401 B)
📄 r8a774b1-hihope-rzg2n-rev2.dts(849 B)
📄 r8a774b1-hihope-rzg2n.dts(843 B)
📄 r8a774b1.dtsi(71.83 KB)
📄 r8a774c0-cat874.dts(7.1 KB)
📄 r8a774c0-ek874-idk-2121wr.dts(1.95 KB)
📄 r8a774c0-ek874-mipi-2.1.dts(1.37 KB)
📄 r8a774c0-ek874.dts(375 B)
📄 r8a774c0.dtsi(55.95 KB)
📄 r8a774e1-hihope-rzg2h-ex.dts(365 B)
📄 r8a774e1-hihope-rzg2h.dts(574 B)
📄 r8a774e1.dtsi(45.44 KB)
📄 r8a77950-salvator-x.dts(2.55 KB)
📄 r8a77950-ulcb-kf.dts(398 B)
📄 r8a77950-ulcb.dts(792 B)
📄 r8a77950.dtsi(5.95 KB)
📄 r8a77951-salvator-x.dts(2.55 KB)
📄 r8a77951-salvator-xs.dts(3.66 KB)
📄 r8a77951-ulcb-kf.dts(398 B)
📄 r8a77951-ulcb.dts(1.06 KB)
📄 r8a77951.dtsi(89.79 KB)
📄 r8a77960-salvator-x.dts(1.48 KB)
📄 r8a77960-salvator-xs.dts(1.51 KB)
📄 r8a77960-ulcb-kf.dts(398 B)
📄 r8a77960-ulcb.dts(836 B)
📄 r8a77960.dtsi(80.41 KB)
📄 r8a77961-salvator-xs.dts(690 B)
📄 r8a77961-ulcb.dts(673 B)
📄 r8a77961.dtsi(44.21 KB)
📄 r8a77965-salvator-x.dts(1.36 KB)
📄 r8a77965-salvator-xs.dts(1.63 KB)
📄 r8a77965-ulcb-kf.dts(402 B)
📄 r8a77965-ulcb.dts(748 B)
📄 r8a77965.dtsi(72.39 KB)
📄 r8a77970-eagle.dts(4.32 KB)
📄 r8a77970-v3msk.dts(4.96 KB)
📄 r8a77970.dtsi(33.43 KB)
📄 r8a77980-condor.dts(5.87 KB)
📄 r8a77980-v3hsk.dts(4.7 KB)
📄 r8a77980.dtsi(43.38 KB)
📄 r8a77990-ebisu.dts(13.34 KB)
📄 r8a77990.dtsi(55.25 KB)
📄 r8a77995-draak.dts(8.59 KB)
📄 r8a77995.dtsi(32.24 KB)
📄 rzg2-advantech-idk-1110wr-panel.dtsi(734 B)
📄 salvator-common.dtsi(15.95 KB)
📄 salvator-x.dtsi(505 B)
📄 salvator-xs.dtsi(530 B)
📄 ulcb-kf.dtsi(6.77 KB)
📄 ulcb.dtsi(8.81 KB)

Editing: beacon-renesom-som.dtsi

// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright 2020, Compass Electronics Group, LLC
 */

#include <dt-bindings/gpio/gpio.h>

/ {
	memory@48000000 {
		device_type = "memory";
		/* first 128MB is reserved for secure area. */
		reg = <0x0 0x48000000 0x0 0x78000000>;
	};

memory@600000000 {
		device_type = "memory";
		reg = <0x6 0x00000000 0x0 0x80000000>;
	};

osc_32k: osc_32k {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <32768>;
		clock-output-names = "osc_32k";
	};

reg_1p8v: regulator0 {
		compatible = "regulator-fixed";
		regulator-name = "fixed-1.8V";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		regulator-boot-on;
		regulator-always-on;
	};

reg_3p3v: regulator1 {
		compatible = "regulator-fixed";
		regulator-name = "fixed-3.3V";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-boot-on;
		regulator-always-on;
	};

wlan_pwrseq: wlan_pwrseq {
		compatible = "mmc-pwrseq-simple";
		reset-gpios = <&pca9654 1 GPIO_ACTIVE_LOW>;
		clocks = <&osc_32k>;
		clock-names = "ext_clock";
		post-power-on-delay-ms = <80>;
	};
};

&avb {
	pinctrl-0 = <&avb_pins>;
	pinctrl-names = "default";
	phy-handle = <&phy0>;
	phy-mode = "rgmii-id";
	status = "okay";

phy0: ethernet-phy@0 {
		reg = <0>;
		interrupt-parent = <&gpio2>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		reset-gpios = <&gpio2 10 GPIO_ACTIVE_LOW>;
	};
};

&extal_clk {
	clock-frequency = <16666666>;
};

&extalr_clk {
	clock-frequency = <32768>;
};

&gpio6 {
	usb_hub_reset {
		gpio-hog;
		gpios = <10 GPIO_ACTIVE_HIGH>;
		output-high;
		line-name = "usb-hub-reset";
	};
};

&hscif0 {
	pinctrl-0 = <&hscif0_pins>;
	pinctrl-names = "default";
	uart-has-rtscts;
	status = "okay";
	max-speed = <4000000>;

bluetooth {
		compatible = "brcm,bcm43438-bt";
		shutdown-gpios = <&pca9654 2 GPIO_ACTIVE_HIGH>;
		host-wakeup-gpios = <&gpio1 28 GPIO_ACTIVE_HIGH>;
		device-wakeup-gpios = <&pca9654 5 GPIO_ACTIVE_HIGH>;
		clocks = <&osc_32k>;
		clock-names = "extclk";
	};
};

&hscif2 {
	status = "okay";
	pinctrl-0 = <&hscif2_pins>;
	pinctrl-names = "default";
};

&i2c4 {
	status = "okay";
	clock-frequency = <400000>;

pca9654: gpio@20 {
		compatible = "onnn,pca9654";
		reg = <0x20>;
		gpio-controller;
		#gpio-cells = <2>;
		gpio-line-names =
			"i2c4_20_0",
			"wl_reg_on",
			"bt_reg_on",
			"i2c4_20_3",
			"i2c4_20_4",
			"bt_dev_wake",
			"i2c4_20_6",
			"i2c4_20_7";
	};

pca9654_lte: gpio@21 {
		compatible = "onnn,pca9654";
		reg = <0x21>;
		interrupt-parent = <&gpio5>;
		interrupts = <25 IRQ_TYPE_EDGE_FALLING>;
		interrupt-controller;
		#interrupt-cells = <2>;
		gpio-controller;
		#gpio-cells = <2>;
		gpio-line-names =
			"i2c4_21_0",
			"zoe_pwr_on",
			"zoe_extint",
			"zoe_reset_n",
			"sara_reset",
			"i2c4_21_5",
			"sara_pwr_off",
			"sara_networking_status";
	};

eeprom@50 {
		compatible = "microchip,at24c64", "atmel,24c64";
		pagesize = <32>;
		read-only;	/* Manufacturing EEPROM programmed at factory */
		reg = <0x50>;
	};

rtc@51 {
		compatible = "nxp,pcf85263";
		reg = <0x51>;
	};

versaclock5: versaclock_som@6a {
		compatible = "idt,5p49v6965";
		reg = <0x6a>;
		#clock-cells = <1>;
		clocks = <&x304_clk>;
		clock-names = "xin";
		/* du_dotclkin0, du_dotclkin2, usb_extal, avb_txcrefclk */
		assigned-clocks = <&versaclock5 1>,
				   <&versaclock5 2>,
				   <&versaclock5 3>,
				   <&versaclock5 4>;
		assigned-clock-rates = <33333333>, <33333333>, <50000000>, <125000000>;
	};
};

&pfc {
	pinctrl-0 = <&scif_clk_pins>;
	pinctrl-names = "default";

avb_pins: avb {
		mux {
			groups = "avb_link", "avb_mdio", "avb_mii";
			function = "avb";
		};

pins_mdio {
			groups = "avb_mdio";
			drive-strength = <24>;
		};

pins_mii_tx {
			pins = "PIN_AVB_TX_CTL", "PIN_AVB_TXC", "PIN_AVB_TD0",
			       "PIN_AVB_TD1", "PIN_AVB_TD2", "PIN_AVB_TD3";
			drive-strength = <12>;
		};
	};

scif2_pins: scif2 {
		groups = "scif2_data_a";
		function = "scif2";
	};

hscif0_pins: hscif0 {
		groups = "hscif0_data", "hscif0_ctrl";
		function = "hscif0";
	};

hscif1_pins: hscif1 {
		groups = "hscif1_data_a", "hscif1_ctrl_a";
		function = "hscif1";
	};

hscif2_pins: hscif2 {
		groups = "hscif2_data_a";
		function = "hscif2";
	};

scif0_pins: scif0 {
		groups = "scif0_data";
		function = "scif0";
	};

scif5_pins: scif5 {
		groups = "scif5_data_a";
		function = "scif5";
	};

scif_clk_pins: scif_clk {
		groups = "scif_clk_a";
		function = "scif_clk";
	};

i2c0_pins: i2c0 {
		groups = "i2c0";
		function = "i2c0";
	};

sdhi2_pins: sd2 {
		groups = "sdhi2_data4", "sdhi2_ctrl";
		function = "sdhi2";
		power-source = <1800>;
	};

sdhi3_pins: sd3 {
		groups = "sdhi3_data8", "sdhi3_ctrl", "sdhi3_ds";
		function = "sdhi3";
		power-source = <1800>;
	};
};

&scif_clk {
	clock-frequency = <14745600>;
};

&scif2 {
	pinctrl-0 = <&scif2_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&sdhi2 {
	pinctrl-names = "default";
	pinctrl-0 = <&sdhi2_pins>;
	bus-width = <4>;
	vmmc-supply = <&reg_3p3v>;
	vqmmc-supply = <&reg_1p8v>;
	non-removable;
	cap-power-off-card;
	pm-ignore-notify;
	keep-power-in-suspend;
	mmc-pwrseq = <&wlan_pwrseq>;
	status = "okay";
	#address-cells = <1>;
	#size-cells = <0>;

brcmf: bcrmf@1 {
		reg = <1>;
		compatible = "brcm,bcm4329-fmac";
		interrupt-parent = <&gpio1>;
		interrupts = <27 IRQ_TYPE_LEVEL_LOW>;
		interrupt-names = "host-wake";
	};
};

&sdhi3 {
	pinctrl-0 = <&sdhi3_pins>;
	pinctrl-1 = <&sdhi3_pins>;
	pinctrl-names = "default", "state_uhs";
	vmmc-supply = <&reg_3p3v>;
	vqmmc-supply = <&reg_1p8v>;
	bus-width = <8>;
	mmc-hs200-1_8v;
	non-removable;
	fixed-emmc-driver-type = <1>;
	status = "okay";
};

&usb_extal_clk {
	clock-frequency = <50000000>;
};

&usb3s0_clk {
	clock-frequency = <100000000>;
};

&vspb {
	status = "okay";
};

&vspi0 {
	status = "okay";
};

003 File Manager

Editing: beacon-renesom-som.dtsi

Upload File

Create Folder