File Manager

003 File Manager

Current Path: /usr/src/sys/contrib/device-tree/Bindings/interrupt-controller

usr / src / sys / contrib / device-tree / Bindings / interrupt-controller /

📁 ..
📄 abilis,tb10x-ictl.txt(1.26 KB)
📄 al,alpine-msix.txt(692 B)
📄 allwinner,sun4i-a10-ic.yaml(910 B)
📄 allwinner,sun7i-a20-sc-nmi.yaml(1.59 KB)
📄 amazon,al-fic.txt(971 B)
📄 amlogic,meson-gpio-intc.txt(1.67 KB)
📄 andestech,ativic32.txt(623 B)
📄 arm,gic-v3.yaml(7.76 KB)
📄 arm,gic.yaml(6.63 KB)
📄 arm,nvic.txt(1.13 KB)
📄 arm,versatile-fpga-irq.txt(1.51 KB)
📄 arm,vic.txt(1.58 KB)
📄 aspeed,ast2400-i2c-ic.txt(698 B)
📄 aspeed,ast2400-vic.txt(720 B)
📄 aspeed,ast2xxx-scu-ic.txt(676 B)
📄 atmel,aic.txt(1.38 KB)
📄 brcm,bcm2835-armctrl-ic.txt(2.69 KB)
📄 brcm,bcm2836-l1-intc.txt(1013 B)
📄 brcm,bcm3380-l2-intc.txt(1.29 KB)
📄 brcm,bcm6345-l1-intc.txt(1.92 KB)
📄 brcm,bcm7038-l1-intc.txt(2.13 KB)
📄 brcm,bcm7120-l2-intc.txt(3.23 KB)
📄 brcm,l2-intc.txt(1023 B)
📄 cdns,xtensa-mx.txt(488 B)
📄 cdns,xtensa-pic.txt(969 B)
📄 cirrus,clps711x-intc.txt(1.22 KB)
📄 csky,apb-intc.txt(1.53 KB)
📄 csky,mpintc.txt(1.29 KB)
📄 digicolor-ic.txt(641 B)
📄 ezchip,nps400-ic.txt(410 B)
📄 faraday,ftintc010.txt(838 B)
📄 fsl,intmux.yaml(1.43 KB)
📄 fsl,irqsteer.yaml(2.16 KB)
📄 fsl,ls-extirq.txt(1.61 KB)
📄 fsl,ls-scfg-msi.txt(1.03 KB)
📄 google,goldfish-pic.txt(806 B)
📄 hisilicon,mbigen-v2.txt(2.4 KB)
📄 img,meta-intc.txt(2.43 KB)
📄 img,pdc-intc.txt(3.24 KB)
📄 ingenic,intc.yaml(1.33 KB)
📄 intel,ce4100-ioapic.txt(617 B)
📄 intel,ixp4xx-interrupt.yaml(1.38 KB)
📄 interrupts.txt(3.76 KB)
📄 jcore,aic.txt(744 B)
📄 loongson,htpic.yaml(1.35 KB)
📄 loongson,htvec.yaml(1.32 KB)
📄 loongson,liointc.yaml(2.16 KB)
📄 loongson,ls1x-intc.txt(668 B)
📄 loongson,pch-msi.yaml(1.41 KB)
📄 loongson,pch-pic.yaml(1.25 KB)
📄 lsi,zevio-intc.txt(424 B)
📄 marvell,armada-370-xp-mpic.txt(1.47 KB)
📄 marvell,armada-8k-pic.txt(887 B)
📄 marvell,gicp.txt(710 B)
📄 marvell,icu.txt(2.98 KB)
📄 marvell,odmi-controller.txt(1.38 KB)
📄 marvell,orion-intc.txt(1.55 KB)
📄 marvell,sei.txt(1.33 KB)
📄 mediatek,cirq.txt(1.32 KB)
📄 mediatek,sysirq.txt(1.93 KB)
📄 microchip,pic32-evic.txt(2.1 KB)
📄 mips-gic.txt(2.29 KB)
📄 mrvl,intc.txt(2.35 KB)
📄 mrvl,intc.yaml(2.81 KB)
📄 mscc,ocelot-icpu-intr.txt(678 B)
📄 msi.txt(3.76 KB)
📄 mti,gic.yaml(3.92 KB)
📄 nvidia,tegra20-ictlr.txt(1.42 KB)
📄 nxp,lpc3220-mic.txt(1.7 KB)
📄 open-pic.txt(3.01 KB)
📄 opencores,or1k-pic.txt(797 B)
📄 openrisc,ompic.txt(723 B)
📄 qca,ath79-cpu-intc.txt(1.35 KB)
📄 qca,ath79-misc-intc.txt(1.3 KB)
📄 qcom,pdc.txt(2.36 KB)
📄 rda,8810pl-intc.txt(1.04 KB)
📄 renesas,h8300h-intc.txt(608 B)
📄 renesas,h8s-intc.txt(599 B)
📄 renesas,intc-irqpin.yaml(2.86 KB)
📄 renesas,irqc.yaml(2.5 KB)
📄 renesas,rza1-irqc.txt(1.51 KB)
📄 renesas,rza1-irqc.yaml(2.14 KB)
📄 riscv,cpu-intc.txt(2.43 KB)
📄 samsung,exynos4210-combiner.txt(2.17 KB)
📄 samsung,s3c24xx-irq.txt(1.62 KB)
📄 sifive,plic-1.0.0.txt(2.59 KB)
📄 sigma,smp8642-intc.txt(1.26 KB)
📄 snps,arc700-intc.txt(595 B)
📄 snps,archs-idu-intc.txt(1.46 KB)
📄 snps,archs-intc.txt(589 B)
📄 snps,dw-apb-ictl.txt(1.13 KB)
📄 socionext,synquacer-exiu.txt(1.05 KB)
📄 socionext,uniphier-aidet.yaml(1.6 KB)
📄 st,spear3xx-shirq.txt(1.81 KB)
📄 st,sti-irq-syscfg.txt(1.25 KB)
📄 st,stm32-exti.yaml(2.03 KB)
📄 technologic,ts4800.txt(605 B)
📄 ti,c64x+megamod-pic.txt(3.9 KB)
📄 ti,cp-intc.txt(844 B)
📄 ti,keystone-irq.txt(1.24 KB)
📄 ti,omap-intc-irq.txt(842 B)
📄 ti,omap2-intc.txt(809 B)
📄 ti,omap4-wugen-mpu(1.08 KB)
📄 ti,sci-inta.txt(3.09 KB)
📄 ti,sci-inta.yaml(3.44 KB)
📄 ti,sci-intr.txt(3.44 KB)
📄 ti,sci-intr.yaml(3.59 KB)
📄 via,vt8500-intc.txt(417 B)

Editing: brcm,bcm7120-l2-intc.txt

Broadcom BCM7120-style Level 2 interrupt controller

This interrupt controller hardware is a second level interrupt controller that
is hooked to a parent interrupt controller: e.g: ARM GIC for ARM-based
platforms. It can be found on BCM7xxx products starting with BCM7120.

Such an interrupt controller has the following hardware design:

- outputs multiple interrupts signals towards its interrupt controller parent

- controls how some of the interrupts will be flowing, whether they will
  directly output an interrupt signal towards the interrupt controller parent,
  or if they will output an interrupt signal at this 2nd level interrupt
  controller, in particular for UARTs

- has one 32-bit enable word and one 32-bit status word

- no atomic set/clear operations

- not all bits within the interrupt controller actually map to an interrupt

The typical hardware layout for this controller is represented below:

2nd level interrupt line		Outputs for the parent controller (e.g: ARM GIC)

0 -----[ MUX ] ------------|==========> GIC interrupt 75
          \-----------\
                       |
1 -----[ MUX ] --------)---|==========> GIC interrupt 76
          \------------|
                       |
2 -----[ MUX ] --------)---|==========> GIC interrupt 77
          \------------|
                       |
3 ---------------------|
4 ---------------------|
5 ---------------------|
7 ---------------------|---|===========> GIC interrupt 66
9 ---------------------|
10 --------------------|
11 --------------------/

6 ------------------------\
                           |===========> GIC interrupt 64
8 ------------------------/

12 ........................ X
13 ........................ X 		(not connected)
..
31 ........................ X

Required properties:

- compatible: should be "brcm,bcm7120-l2-intc"
- reg: specifies the base physical address and size of the registers
- interrupt-controller: identifies the node as an interrupt controller
- #interrupt-cells: specifies the number of cells needed to encode an interrupt
  source, should be 1.
- interrupts: specifies the interrupt line(s) in the interrupt-parent controller
  node, valid values depend on the type of parent interrupt controller
- brcm,int-map-mask: 32-bits bit mask describing how many and which interrupts
  are wired to this 2nd level interrupt controller, and how they match their
  respective interrupt parents. Should match exactly the number of interrupts
  specified in the 'interrupts' property.

Optional properties:

- brcm,irq-can-wake: if present, this means the L2 controller can be used as a
  wakeup source for system suspend/resume.

- brcm,int-fwd-mask: if present, a bit mask to configure the interrupts which
  have a mux gate, typically UARTs. Setting these bits will make their
  respective interrupt outputs bypass this 2nd level interrupt controller
  completely; it is completely transparent for the interrupt controller
  parent. This should have one 32-bit word per enable/status pair.

Example:

irq0_intc: interrupt-controller@f0406800 {
	compatible = "brcm,bcm7120-l2-intc";
	interrupt-parent = <&intc>;
	#interrupt-cells = <1>;
	reg = <0xf0406800 0x8>;
	interrupt-controller;
	interrupts = <0x0 0x42 0x0>, <0x0 0x40 0x0>;
	brcm,int-map-mask = <0xeb8>, <0x140>;
	brcm,int-fwd-mask = <0x7>;
};

003 File Manager

Editing: brcm,bcm7120-l2-intc.txt

Upload File

Create Folder