File Manager

003 File Manager

Current Path: /usr/src/sys/contrib/device-tree/Bindings/pinctrl

usr / src / sys / contrib / device-tree / Bindings / pinctrl /

📁 ..
📄 abilis,tb10x-iomux.txt(2.16 KB)
📄 actions,s700-pinctrl.txt(7.46 KB)
📄 actions,s900-pinctrl.txt(10.5 KB)
📄 allwinner,sun4i-a10-pinctrl.yaml(6.16 KB)
📄 aspeed,ast2400-pinctrl.yaml(2.8 KB)
📄 aspeed,ast2500-pinctrl.yaml(4.3 KB)
📄 aspeed,ast2600-pinctrl.yaml(5.42 KB)
📄 atmel,at91-pinctrl.txt(5.44 KB)
📄 atmel,at91-pio4-pinctrl.txt(2.44 KB)
📄 axis,artpec6-pinctrl.txt(2.52 KB)
📄 berlin,pinctrl.txt(1.38 KB)
📄 bitmain,bm1880-pinctrl.txt(6.15 KB)
📄 brcm,bcm11351-pinctrl.txt(12.53 KB)
📄 brcm,bcm2835-gpio.txt(3.39 KB)
📄 brcm,bcm4708-pinmux.txt(1.38 KB)
📄 brcm,cygnus-pinmux.txt(2.43 KB)
📄 brcm,iproc-gpio.txt(3.02 KB)
📄 brcm,ns2-pinmux.txt(3.12 KB)
📄 brcm,nsp-gpio.txt(1.94 KB)
📄 brcm,nsp-pinmux.txt(1.58 KB)
📄 cirrus,lochnagar.yaml(8.14 KB)
📄 cirrus,madera.yaml(3.9 KB)
📄 cnxt,cx92755-pinctrl.txt(2.86 KB)
📄 cortina,gemini-pinctrl.txt(1.52 KB)
📄 fsl,imx-pinctrl.txt(3.87 KB)
📄 fsl,imx25-pinctrl.txt(628 B)
📄 fsl,imx27-pinctrl.txt(3.15 KB)
📄 fsl,imx35-pinctrl.txt(1.05 KB)
📄 fsl,imx50-pinctrl.txt(1012 B)
📄 fsl,imx51-pinctrl.txt(1012 B)
📄 fsl,imx53-pinctrl.txt(1012 B)
📄 fsl,imx6dl-pinctrl.txt(1.46 KB)
📄 fsl,imx6q-pinctrl.txt(1.45 KB)
📄 fsl,imx6sl-pinctrl.txt(1.5 KB)
📄 fsl,imx6sll-pinctrl.txt(1.6 KB)
📄 fsl,imx6sx-pinctrl.txt(1.49 KB)
📄 fsl,imx6ul-pinctrl.txt(1.59 KB)
📄 fsl,imx7d-pinctrl.txt(3.05 KB)
📄 fsl,imx7ulp-pinctrl.txt(1.41 KB)
📄 fsl,imx8mm-pinctrl.yaml(2.37 KB)
📄 fsl,imx8mn-pinctrl.yaml(2.37 KB)
📄 fsl,imx8mp-pinctrl.yaml(2.37 KB)
📄 fsl,imx8mq-pinctrl.yaml(2.37 KB)
📄 fsl,mxs-pinctrl.txt(4.97 KB)
📄 fsl,vf610-pinctrl.txt(1.3 KB)
📄 img,pistachio-pinctrl.txt(5.94 KB)
📄 ingenic,pinctrl.txt(2.66 KB)
📄 ingenic,pinctrl.yaml(4.2 KB)
📄 intel,lgm-io.yaml(1.59 KB)
📄 lantiq,pinctrl-falcon.txt(2.59 KB)
📄 lantiq,pinctrl-xway.txt(7.07 KB)
📄 marvell,armada-370-pinctrl.txt(5.1 KB)
📄 marvell,armada-375-pinctrl.txt(4.13 KB)
📄 marvell,armada-37xx-pinctrl.txt(3.86 KB)
📄 marvell,armada-38x-pinctrl.txt(4.95 KB)
📄 marvell,armada-39x-pinctrl.txt(3.99 KB)
📄 marvell,armada-98dx3236-pinctrl.txt(1.92 KB)
📄 marvell,armada-xp-pinctrl.txt(4.76 KB)
📄 marvell,dove-pinctrl.txt(4.55 KB)
📄 marvell,kirkwood-pinctrl.txt(17.5 KB)
📄 marvell,mvebu-pinctrl.txt(1.57 KB)
📄 marvell,orion-pinctrl.txt(3.78 KB)
📄 mediatek,mt6779-pinctrl.yaml(6.06 KB)
📄 meson,pinctrl.txt(2.88 KB)
📄 microchip,pic32-pinctrl.txt(1.74 KB)
📄 mscc,ocelot-pinctrl.txt(1.11 KB)
📄 nuvoton,npcm7xx-pinctrl.txt(8.83 KB)
📄 nvidia,tegra114-pinmux.txt(5.82 KB)
📄 nvidia,tegra124-dpaux-padctl.txt(1.56 KB)
📄 nvidia,tegra124-pinmux.txt(6.28 KB)
📄 nvidia,tegra124-xusb-padctl.txt(4.25 KB)
📄 nvidia,tegra194-pinmux.txt(3.75 KB)
📄 nvidia,tegra20-pinmux.txt(6.09 KB)
📄 nvidia,tegra210-pinmux.txt(7.87 KB)
📄 nvidia,tegra30-pinmux.txt(6.64 KB)
📄 nxp,lpc1850-scu.txt(1.58 KB)
📄 oxnas,pinctrl.txt(1.5 KB)
📄 pincfg-node.yaml(3.91 KB)
📄 pinctrl-atlas7.txt(2.11 KB)
📄 pinctrl-bindings.txt(5.63 KB)
📄 pinctrl-max77620.txt(3.83 KB)
📄 pinctrl-mcp23s08.txt(5.74 KB)
📄 pinctrl-mt65xx.txt(4.75 KB)
📄 pinctrl-mt6797.txt(3.51 KB)
📄 pinctrl-mt7622.txt(13.2 KB)
📄 pinctrl-mt8183.txt(5.09 KB)
📄 pinctrl-palmas.txt(3.83 KB)
📄 pinctrl-rk805.txt(1.73 KB)
📄 pinctrl-single.txt(8 KB)
📄 pinctrl-sirf.txt(1.72 KB)
📄 pinctrl-st.txt(5.2 KB)
📄 pinctrl-stmfx.txt(3.58 KB)
📄 pinctrl-sx150x.txt(2.2 KB)
📄 pinctrl-vt8500.txt(2.08 KB)
📄 pinctrl-zx.txt(2.84 KB)
📄 pinctrl_spear.txt(6.85 KB)
📄 pinmux-node.yaml(4.69 KB)
📄 qcom,apq8064-pinctrl.txt(3.11 KB)
📄 qcom,apq8084-pinctrl.txt(5.55 KB)
📄 qcom,ipq4019-pinctrl.txt(3.04 KB)
📄 qcom,ipq6018-pinctrl.yaml(5 KB)
📄 qcom,ipq8064-pinctrl.txt(3.26 KB)
📄 qcom,ipq8074-pinctrl.txt(5.49 KB)
📄 qcom,mdm9615-pinctrl.txt(4.18 KB)
📄 qcom,msm8660-pinctrl.txt(3.25 KB)
📄 qcom,msm8916-pinctrl.txt(5.92 KB)
📄 qcom,msm8960-pinctrl.txt(5.67 KB)
📄 qcom,msm8974-pinctrl.txt(4.13 KB)
📄 qcom,msm8976-pinctrl.txt(5.61 KB)
📄 qcom,msm8994-pinctrl.txt(6.06 KB)
📄 qcom,msm8996-pinctrl.txt(7.35 KB)
📄 qcom,msm8998-pinctrl.txt(6.53 KB)
📄 qcom,pmic-gpio.txt(7.76 KB)
📄 qcom,pmic-mpp.txt(5.27 KB)
📄 qcom,qcs404-pinctrl.txt(6.79 KB)
📄 qcom,sc7180-pinctrl.txt(5.83 KB)
📄 qcom,sdm660-pinctrl.txt(6.81 KB)
📄 qcom,sdm845-pinctrl.txt(5.51 KB)
📄 qcom,sm8150-pinctrl.txt(5.97 KB)
📄 qcom,sm8250-pinctrl.yaml(4.29 KB)
📄 renesas,pfc-pinctrl.txt(7.36 KB)
📄 renesas,rza1-pinctrl.txt(7 KB)
📄 renesas,rza2-pinctrl.txt(2.88 KB)
📄 renesas,rza2-pinctrl.yaml(2.82 KB)
📄 renesas,rzn1-pinctrl.txt(4.58 KB)
📄 rockchip,pinctrl.txt(5.35 KB)
📄 samsung-pinctrl.txt(13.86 KB)
📄 socionext,uniphier-pinctrl.yaml(1.08 KB)
📄 sprd,pinctrl.txt(3.66 KB)
📄 sprd,sc9860-pinctrl.txt(2.1 KB)
📄 st,stm32-pinctrl.yaml(7.78 KB)
📄 ste,abx500.txt(6.37 KB)
📄 ste,nomadik.txt(4.13 KB)
📄 ti,da850-pupd.txt(1.29 KB)
📄 ti,iodelay.txt(1.55 KB)
📄 ti,omap-pinctrl.txt(514 B)
📄 xlnx,zynq-pinctrl.txt(3.49 KB)

Editing: lantiq,pinctrl-xway.txt

Lantiq XWAY pinmux controller

Required properties:
- compatible: "lantiq,pinctrl-xway", (DEPRECATED: Use "lantiq,pinctrl-danube")
	      "lantiq,pinctrl-xr9", (DEPRECATED: Use "lantiq,xrx100-pinctrl" or
					"lantiq,xrx200-pinctrl")
	      "lantiq,pinctrl-ase", (DEPRECATED: Use "lantiq,ase-pinctrl")
	      "lantiq,<chip>-pinctrl", where <chip> is:
		"ase" (XWAY AMAZON Family)
		"danube" (XWAY DANUBE Family)
		"xrx100" (XWAY xRX100 Family)
		"xrx200" (XWAY xRX200 Family)
		"xrx300" (XWAY xRX300 Family)
- reg: Should contain the physical address and length of the gpio/pinmux
  register range

Please refer to pinctrl-bindings.txt in this directory for details of the
common pinctrl bindings used by client devices, including the meaning of the
phrase "pin configuration node".

Lantiq's pin configuration nodes act as a container for an arbitrary number of
subnodes. Each of these subnodes represents some desired configuration for a
pin, a group, or a list of pins or groups. This configuration can include the
mux function to select on those group(s), and two pin configuration parameters:
pull-up and open-drain

The name of each subnode is not important as long as it is unique; all subnodes
should be enumerated and processed purely based on their content.

Each subnode only affects those parameters that are explicitly listed. In
other words, a subnode that lists a mux function but no pin configuration
parameters implies no information about any pin configuration parameters.
Similarly, a pin subnode that describes a pullup parameter implies no
information about e.g. the mux function.

We support 2 types of nodes.

Definition of mux function groups:

Required subnode-properties:
- lantiq,groups : An array of strings. Each string contains the name of a group.
  Valid values for these names are listed below.
- lantiq,function: A string containing the name of the function to mux to the
  group. Valid values for function names are listed below.

Valid values for group and function names:

XWAY: (DEPRECATED: Use DANUBE)
  mux groups:
    exin0, exin1, exin2, jtag, ebu a23, ebu a24, ebu a25, ebu clk, ebu cs1,
    ebu wait, nand ale, nand cs1, nand cle, spi, spi_cs1, spi_cs2, spi_cs3,
    spi_cs4, spi_cs5, spi_cs6, asc0, asc0 cts rts, stp, nmi, gpt1, gpt2,
    gpt3, clkout0, clkout1, clkout2, clkout3, gnt1, gnt2, gnt3, req1, req2,
    req3

functions:
    spi, asc, cgu, jtag, exin, stp, gpt, nmi, pci, ebu

XR9: ( DEPRECATED: Use xRX100/xRX200)
  mux groups:
    exin0, exin1, exin2, exin3, exin4, jtag, ebu a23, ebu a24, ebu a25,
    ebu clk, ebu cs1, ebu wait, nand ale, nand cs1, nand cle, nand rdy,
    nand rd, spi, spi_cs1, spi_cs2, spi_cs3, spi_cs4, spi_cs5, spi_cs6,
    asc0, asc0 cts rts, stp, nmi, gpt1, gpt2, gpt3, clkout0, clkout1,
    clkout2, clkout3, gnt1, gnt2, gnt3, gnt4, req1, req2, req3, req4, mdio,
    gphy0 led0, gphy0 led1, gphy0 led2, gphy1 led0, gphy1 led1, gphy1 led2

functions:
    spi, asc, cgu, jtag, exin, stp, gpt, nmi, pci, ebu, mdio, gphy

AMAZON:
  mux groups:
    exin0, exin1, exin2, jtag, spi_di, spi_do, spi_clk, spi_cs1, spi_cs2,
    spi_cs3, spi_cs4, spi_cs5, spi_cs6, asc, stp, gpt1, gpt2, gpt3, clkout0,
    clkout1, clkout2, mdio, dfe led0, dfe led1, ephy led0, ephy led1, ephy led2

functions:
    spi, asc, cgu, jtag, exin, stp, gpt, mdio, ephy, dfe

DANUBE:
  mux groups:
    exin0, exin1, exin2, jtag, ebu a23, ebu a24, ebu a25, ebu clk, ebu cs1,
    ebu wait, nand ale, nand cs1, nand cle, spi_di, spi_do, spi_clk, spi_cs1,
    spi_cs2, spi_cs3, spi_cs4, spi_cs5, spi_cs6, asc0, asc0 cts rts, stp, nmi,
    gpt1, gpt2, gpt3, clkout0, clkout1, clkout2, clkout3, gnt1, gnt2, gnt3,
    req1, req2, req3, dfe led0, dfe led1

functions:
    spi, asc, cgu, jtag, exin, stp, gpt, nmi, pci, ebu, dfe

xRX100:
  mux groups:
    exin0, exin1, exin2, exin3, exin4, ebu a23, ebu a24, ebu a25, ebu clk,
    ebu cs1, ebu wait, nand ale, nand cs1, nand cle, nand rdy, nand rd,
    spi_di, spi_do, spi_clk, spi_cs1, spi_cs2, spi_cs3, spi_cs4, spi_cs5,
    spi_cs6, asc0, asc0 cts rts, stp, nmi, gpt1, gpt2, gpt3, clkout0, clkout1,
    clkout2, clkout3, gnt1, gnt2, gnt3, gnt4, req1, req2, req3, req4, mdio,
    dfe led0, dfe led1

functions:
    spi, asc, cgu, exin, stp, gpt, nmi, pci, ebu, mdio, dfe

xRX200:
  mux groups:
    exin0, exin1, exin2, exin3, exin4, ebu a23, ebu a24, ebu a25, ebu clk,
    ebu cs1, ebu wait, nand ale, nand cs1, nand cle, nand rdy, nand rd,
    spi_di, spi_do, spi_clk, spi_cs1, spi_cs2, spi_cs3, spi_cs4, spi_cs5,
    spi_cs6, usif uart_rx, usif uart_tx, usif uart_rts, usif uart_cts,
    usif uart_dtr, usif uart_dsr, usif uart_dcd, usif uart_ri, usif spi_di,
    usif spi_do, usif spi_clk, usif spi_cs0, usif spi_cs1, usif spi_cs2,
    stp, nmi, gpt1, gpt2, gpt3, clkout0, clkout1, clkout2, clkout3, gnt1,
    gnt2, gnt3, gnt4, req1, req2, req3, req4, mdio, dfe led0, dfe led1,
    gphy0 led0, gphy0 led1, gphy0 led2, gphy1 led0, gphy1 led1, gphy1 led2

functions:
    spi, usif, cgu, exin, stp, gpt, nmi, pci, ebu, mdio, dfe, gphy

xRX300:
  mux groups:
    exin0, exin1, exin2, exin4, nand ale, nand cs0, nand cs1, nand cle,
    nand rdy, nand rd, nand_d0, nand_d1, nand_d2, nand_d3, nand_d4, nand_d5,
    nand_d6, nand_d7, nand_d1, nand wr, nand wp, nand se, spi_di, spi_do,
    spi_clk, spi_cs1, spi_cs4, spi_cs6, usif uart_rx, usif uart_tx,
    usif spi_di, usif spi_do, usif spi_clk, usif spi_cs0, stp, clkout2,
    mdio, dfe led0, dfe led1, ephy0 led0, ephy0 led1, ephy1 led0, ephy1 led1

functions:
    spi, usif, cgu, exin, stp, ebu, mdio, dfe, ephy

Definition of pin configurations:

Required subnode-properties:
- lantiq,pins : An array of strings. Each string contains the name of a pin.
  Valid values for these names are listed below.

Optional subnode-properties:
- lantiq,pull: Integer, representing the pull-down/up to apply to the pin.
    0: none, 1: down, 2: up.
- lantiq,open-drain: Boolean, enables open-drain on the defined pin.

Valid values for XWAY pin names: (DEPRECATED: Use DANUBE)
  Pinconf pins can be referenced via the names io0-io31.

Valid values for XR9 pin names: (DEPRECATED: Use xrX100/xRX200)
  Pinconf pins can be referenced via the names io0-io55.

Valid values for AMAZON pin names:
  Pinconf pins can be referenced via the names io0-io31.

Valid values for DANUBE pin names:
  Pinconf pins can be referenced via the names io0-io31.

Valid values for xRX100 pin names:
  Pinconf pins can be referenced via the names io0-io55.

Valid values for xRX200 pin names:
  Pinconf pins can be referenced via the names io0-io49.

Valid values for xRX300 pin names:
  Pinconf pins can be referenced via the names io0-io1,io3-io6,io8-io11,
						io13-io19,io23-io27,io34-io36,
						io42-io43,io48-io61.

Example:
	gpio: pinmux@e100b10 {
		compatible = "lantiq,danube-pinctrl";
		pinctrl-names = "default";
		pinctrl-0 = <&state_default>;

#gpio-cells = <2>;
		gpio-controller;
		reg = <0xE100B10 0xA0>;

state_default: pinmux {
			stp {
				lantiq,groups = "stp";
				lantiq,function = "stp";
			};
			pci {
				lantiq,groups = "gnt1";
				lantiq,function = "pci";
			};
			conf_out {
				lantiq,pins = "io4", "io5", "io6"; /* stp */
				lantiq,open-drain;
				lantiq,pull = <0>;
			};
		};
	};

003 File Manager

Editing: lantiq,pinctrl-xway.txt

Upload File

Create Folder