File Manager

003 File Manager

Current Path: /usr/src/sys/contrib/device-tree/Bindings/pinctrl

usr / src / sys / contrib / device-tree / Bindings / pinctrl /

📁 ..
📄 abilis,tb10x-iomux.txt(2.16 KB)
📄 actions,s700-pinctrl.txt(7.46 KB)
📄 actions,s900-pinctrl.txt(10.5 KB)
📄 allwinner,sun4i-a10-pinctrl.yaml(6.16 KB)
📄 aspeed,ast2400-pinctrl.yaml(2.8 KB)
📄 aspeed,ast2500-pinctrl.yaml(4.3 KB)
📄 aspeed,ast2600-pinctrl.yaml(5.42 KB)
📄 atmel,at91-pinctrl.txt(5.44 KB)
📄 atmel,at91-pio4-pinctrl.txt(2.44 KB)
📄 axis,artpec6-pinctrl.txt(2.52 KB)
📄 berlin,pinctrl.txt(1.38 KB)
📄 bitmain,bm1880-pinctrl.txt(6.15 KB)
📄 brcm,bcm11351-pinctrl.txt(12.53 KB)
📄 brcm,bcm2835-gpio.txt(3.39 KB)
📄 brcm,bcm4708-pinmux.txt(1.38 KB)
📄 brcm,cygnus-pinmux.txt(2.43 KB)
📄 brcm,iproc-gpio.txt(3.02 KB)
📄 brcm,ns2-pinmux.txt(3.12 KB)
📄 brcm,nsp-gpio.txt(1.94 KB)
📄 brcm,nsp-pinmux.txt(1.58 KB)
📄 cirrus,lochnagar.yaml(8.14 KB)
📄 cirrus,madera.yaml(3.9 KB)
📄 cnxt,cx92755-pinctrl.txt(2.86 KB)
📄 cortina,gemini-pinctrl.txt(1.52 KB)
📄 fsl,imx-pinctrl.txt(3.87 KB)
📄 fsl,imx25-pinctrl.txt(628 B)
📄 fsl,imx27-pinctrl.txt(3.15 KB)
📄 fsl,imx35-pinctrl.txt(1.05 KB)
📄 fsl,imx50-pinctrl.txt(1012 B)
📄 fsl,imx51-pinctrl.txt(1012 B)
📄 fsl,imx53-pinctrl.txt(1012 B)
📄 fsl,imx6dl-pinctrl.txt(1.46 KB)
📄 fsl,imx6q-pinctrl.txt(1.45 KB)
📄 fsl,imx6sl-pinctrl.txt(1.5 KB)
📄 fsl,imx6sll-pinctrl.txt(1.6 KB)
📄 fsl,imx6sx-pinctrl.txt(1.49 KB)
📄 fsl,imx6ul-pinctrl.txt(1.59 KB)
📄 fsl,imx7d-pinctrl.txt(3.05 KB)
📄 fsl,imx7ulp-pinctrl.txt(1.41 KB)
📄 fsl,imx8mm-pinctrl.yaml(2.37 KB)
📄 fsl,imx8mn-pinctrl.yaml(2.37 KB)
📄 fsl,imx8mp-pinctrl.yaml(2.37 KB)
📄 fsl,imx8mq-pinctrl.yaml(2.37 KB)
📄 fsl,mxs-pinctrl.txt(4.97 KB)
📄 fsl,vf610-pinctrl.txt(1.3 KB)
📄 img,pistachio-pinctrl.txt(5.94 KB)
📄 ingenic,pinctrl.txt(2.66 KB)
📄 ingenic,pinctrl.yaml(4.2 KB)
📄 intel,lgm-io.yaml(1.59 KB)
📄 lantiq,pinctrl-falcon.txt(2.59 KB)
📄 lantiq,pinctrl-xway.txt(7.07 KB)
📄 marvell,armada-370-pinctrl.txt(5.1 KB)
📄 marvell,armada-375-pinctrl.txt(4.13 KB)
📄 marvell,armada-37xx-pinctrl.txt(3.86 KB)
📄 marvell,armada-38x-pinctrl.txt(4.95 KB)
📄 marvell,armada-39x-pinctrl.txt(3.99 KB)
📄 marvell,armada-98dx3236-pinctrl.txt(1.92 KB)
📄 marvell,armada-xp-pinctrl.txt(4.76 KB)
📄 marvell,dove-pinctrl.txt(4.55 KB)
📄 marvell,kirkwood-pinctrl.txt(17.5 KB)
📄 marvell,mvebu-pinctrl.txt(1.57 KB)
📄 marvell,orion-pinctrl.txt(3.78 KB)
📄 mediatek,mt6779-pinctrl.yaml(6.06 KB)
📄 meson,pinctrl.txt(2.88 KB)
📄 microchip,pic32-pinctrl.txt(1.74 KB)
📄 mscc,ocelot-pinctrl.txt(1.11 KB)
📄 nuvoton,npcm7xx-pinctrl.txt(8.83 KB)
📄 nvidia,tegra114-pinmux.txt(5.82 KB)
📄 nvidia,tegra124-dpaux-padctl.txt(1.56 KB)
📄 nvidia,tegra124-pinmux.txt(6.28 KB)
📄 nvidia,tegra124-xusb-padctl.txt(4.25 KB)
📄 nvidia,tegra194-pinmux.txt(3.75 KB)
📄 nvidia,tegra20-pinmux.txt(6.09 KB)
📄 nvidia,tegra210-pinmux.txt(7.87 KB)
📄 nvidia,tegra30-pinmux.txt(6.64 KB)
📄 nxp,lpc1850-scu.txt(1.58 KB)
📄 oxnas,pinctrl.txt(1.5 KB)
📄 pincfg-node.yaml(3.91 KB)
📄 pinctrl-atlas7.txt(2.11 KB)
📄 pinctrl-bindings.txt(5.63 KB)
📄 pinctrl-max77620.txt(3.83 KB)
📄 pinctrl-mcp23s08.txt(5.74 KB)
📄 pinctrl-mt65xx.txt(4.75 KB)
📄 pinctrl-mt6797.txt(3.51 KB)
📄 pinctrl-mt7622.txt(13.2 KB)
📄 pinctrl-mt8183.txt(5.09 KB)
📄 pinctrl-palmas.txt(3.83 KB)
📄 pinctrl-rk805.txt(1.73 KB)
📄 pinctrl-single.txt(8 KB)
📄 pinctrl-sirf.txt(1.72 KB)
📄 pinctrl-st.txt(5.2 KB)
📄 pinctrl-stmfx.txt(3.58 KB)
📄 pinctrl-sx150x.txt(2.2 KB)
📄 pinctrl-vt8500.txt(2.08 KB)
📄 pinctrl-zx.txt(2.84 KB)
📄 pinctrl_spear.txt(6.85 KB)
📄 pinmux-node.yaml(4.69 KB)
📄 qcom,apq8064-pinctrl.txt(3.11 KB)
📄 qcom,apq8084-pinctrl.txt(5.55 KB)
📄 qcom,ipq4019-pinctrl.txt(3.04 KB)
📄 qcom,ipq6018-pinctrl.yaml(5 KB)
📄 qcom,ipq8064-pinctrl.txt(3.26 KB)
📄 qcom,ipq8074-pinctrl.txt(5.49 KB)
📄 qcom,mdm9615-pinctrl.txt(4.18 KB)
📄 qcom,msm8660-pinctrl.txt(3.25 KB)
📄 qcom,msm8916-pinctrl.txt(5.92 KB)
📄 qcom,msm8960-pinctrl.txt(5.67 KB)
📄 qcom,msm8974-pinctrl.txt(4.13 KB)
📄 qcom,msm8976-pinctrl.txt(5.61 KB)
📄 qcom,msm8994-pinctrl.txt(6.06 KB)
📄 qcom,msm8996-pinctrl.txt(7.35 KB)
📄 qcom,msm8998-pinctrl.txt(6.53 KB)
📄 qcom,pmic-gpio.txt(7.76 KB)
📄 qcom,pmic-mpp.txt(5.27 KB)
📄 qcom,qcs404-pinctrl.txt(6.79 KB)
📄 qcom,sc7180-pinctrl.txt(5.83 KB)
📄 qcom,sdm660-pinctrl.txt(6.81 KB)
📄 qcom,sdm845-pinctrl.txt(5.51 KB)
📄 qcom,sm8150-pinctrl.txt(5.97 KB)
📄 qcom,sm8250-pinctrl.yaml(4.29 KB)
📄 renesas,pfc-pinctrl.txt(7.36 KB)
📄 renesas,rza1-pinctrl.txt(7 KB)
📄 renesas,rza2-pinctrl.txt(2.88 KB)
📄 renesas,rza2-pinctrl.yaml(2.82 KB)
📄 renesas,rzn1-pinctrl.txt(4.58 KB)
📄 rockchip,pinctrl.txt(5.35 KB)
📄 samsung-pinctrl.txt(13.86 KB)
📄 socionext,uniphier-pinctrl.yaml(1.08 KB)
📄 sprd,pinctrl.txt(3.66 KB)
📄 sprd,sc9860-pinctrl.txt(2.1 KB)
📄 st,stm32-pinctrl.yaml(7.78 KB)
📄 ste,abx500.txt(6.37 KB)
📄 ste,nomadik.txt(4.13 KB)
📄 ti,da850-pupd.txt(1.29 KB)
📄 ti,iodelay.txt(1.55 KB)
📄 ti,omap-pinctrl.txt(514 B)
📄 xlnx,zynq-pinctrl.txt(3.49 KB)

Editing: pinctrl-mt8183.txt

* Mediatek MT8183 Pin Controller

The Mediatek's Pin controller is used to control SoC pins.

Required properties:
- compatible: value should be one of the following.
	"mediatek,mt8183-pinctrl", compatible with mt8183 pinctrl.
- gpio-controller : Marks the device node as a gpio controller.
- #gpio-cells: number of cells in GPIO specifier. Since the generic GPIO
  binding is used, the amount of cells must be specified as 2. See the below
  mentioned gpio binding representation for description of particular cells.
- gpio-ranges : gpio valid number range.
- reg: physical address base for gpio base registers. There are 10 GPIO
  physical address base in mt8183.

Optional properties:
- reg-names: gpio base register names. There are 10 gpio base register
  names in mt8183. They are "iocfg0", "iocfg1", "iocfg2", "iocfg3", "iocfg4",
  "iocfg5", "iocfg6", "iocfg7", "iocfg8", "eint".
- interrupt-controller: Marks the device node as an interrupt controller
- #interrupt-cells: Should be two.
- interrupts : The interrupt outputs to sysirq.

Please refer to pinctrl-bindings.txt in this directory for details of the
common pinctrl bindings used by client devices.

Subnode format
A pinctrl node should contain at least one subnodes representing the
pinctrl groups available on the machine. Each subnode will list the
pins it needs, and how they should be configured, with regard to muxer
configuration, pullups, drive strength, input enable/disable and input schmitt.

node {
	pinmux = <PIN_NUMBER_PINMUX>;
	GENERIC_PINCONFIG;
    };

Required properties:
- pinmux: integer array, represents gpio pin number and mux setting.
    Supported pin number and mux varies for different SoCs, and are defined
    as macros in boot/dts/<soc>-pinfunc.h directly.

Optional properties:
- GENERIC_PINCONFIG: is the generic pinconfig options to use, bias-disable,
    bias-pull-down, bias-pull-up, input-enable, input-disable, output-low,
    output-high, input-schmitt-enable, input-schmitt-disable
    and drive-strength are valid.

Some special pins have extra pull up strength, there are R0 and R1 pull-up
    resistors available, but for user, it's only need to set R1R0 as 00, 01,
    10 or 11. So It needs config "mediatek,pull-up-adv" or
    "mediatek,pull-down-adv" to support arguments for those special pins.
    Valid arguments are from 0 to 3.

mediatek,tdsel: An integer describing the steps for output level shifter
      duty cycle when asserted (high pulse width adjustment). Valid arguments
      are from 0 to 15.
    mediatek,rdsel: An integer describing the steps for input level shifter
      duty cycle when asserted (high pulse width adjustment). Valid arguments
      are from 0 to 63.

When config drive-strength, it can support some arguments, such as
    MTK_DRIVE_4mA, MTK_DRIVE_6mA, etc. See dt-bindings/pinctrl/mt65xx.h.
    It can only support 2/4/6/8/10/12/14/16mA in mt8183.
    For I2C pins, there are existing generic driving setup and the specific
    driving setup. I2C pins can only support 2/4/6/8/10/12/14/16mA driving
    adjustment in generic driving setup. But in specific driving setup,
    they can support 0.125/0.25/0.5/1mA adjustment. If we enable specific
    driving setup for I2C pins, the existing generic driving setup will be
    disabled. For some special features, we need the I2C pins specific
    driving setup. The specific driving setup is controlled by E1E0EN.
    So we need add extra vendor driving preperty instead of
    the generic driving property.
    We can add "mediatek,drive-strength-adv = <XXX>;" to describe the specific
    driving setup property. "XXX" means the value of E1E0EN. EN is 0 or 1.
    It is used to enable or disable the specific driving setup.
    E1E0 is used to describe the detail strength specification of the I2C pin.
    When E1=0/E0=0, the strength is 0.125mA.
    When E1=0/E0=1, the strength is 0.25mA.
    When E1=1/E0=0, the strength is 0.5mA.
    When E1=1/E0=1, the strength is 1mA.
    So the valid arguments of "mediatek,drive-strength-adv" are from 0 to 7.

Examples:

#include "mt8183-pinfunc.h"

...
{
	pio: pinctrl@10005000 {
		compatible = "mediatek,mt8183-pinctrl";
		reg = <0 0x10005000 0 0x1000>,
		      <0 0x11f20000 0 0x1000>,
		      <0 0x11e80000 0 0x1000>,
		      <0 0x11e70000 0 0x1000>,
		      <0 0x11e90000 0 0x1000>,
		      <0 0x11d30000 0 0x1000>,
		      <0 0x11d20000 0 0x1000>,
		      <0 0x11c50000 0 0x1000>,
		      <0 0x11f30000 0 0x1000>,
		      <0 0x1000b000 0 0x1000>;
		reg-names = "iocfg0", "iocfg1", "iocfg2",
			    "iocfg3", "iocfg4", "iocfg5",
			    "iocfg6", "iocfg7", "iocfg8",
			    "eint";
		gpio-controller;
		#gpio-cells = <2>;
		gpio-ranges = <&pio 0 0 192>;
		interrupt-controller;
		interrupts = <GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH>;
		#interrupt-cells = <2>;

i2c0_pins_a: i2c0 {
			pins1 {
				pinmux = <PINMUX_GPIO48__FUNC_SCL5>,
					 <PINMUX_GPIO49__FUNC_SDA5>;
				mediatek,pull-up-adv = <3>;
				mediatek,drive-strength-adv = <7>;
			};
		};

i2c1_pins_a: i2c1 {
			pins {
				pinmux = <PINMUX_GPIO50__FUNC_SCL3>,
					 <PINMUX_GPIO51__FUNC_SDA3>;
				mediatek,pull-down-adv = <2>;
				mediatek,drive-strength-adv = <4>;
			};
		};
		...
	};
};

003 File Manager

Editing: pinctrl-mt8183.txt

Upload File

Create Folder