File Manager

003 File Manager

Current Path: /usr/src/sys/contrib/device-tree/src/arm64/renesas

usr / src / sys / contrib / device-tree / src / arm64 / renesas /

📁 ..
📄 aistarvision-mipi-adapter-2.1.dtsi(2.02 KB)
📄 beacon-renesom-baseboard.dtsi(13.39 KB)
📄 beacon-renesom-som.dtsi(5.68 KB)
📄 cat875.dtsi(1009 B)
📄 hihope-common.dtsi(5.78 KB)
📄 hihope-rev2.dtsi(1.56 KB)
📄 hihope-rev4.dtsi(2.81 KB)
📄 hihope-rzg2-ex-lvds.dtsi(846 B)
📄 hihope-rzg2-ex.dtsi(1.45 KB)
📄 r8a774a1-beacon-rzg2m-kit.dts(537 B)
📄 r8a774a1-hihope-rzg2m-ex-idk-1110wr.dts(373 B)
📄 r8a774a1-hihope-rzg2m-ex.dts(494 B)
📄 r8a774a1-hihope-rzg2m-rev2-ex-idk-1110wr.dts(374 B)
📄 r8a774a1-hihope-rzg2m-rev2-ex.dts(502 B)
📄 r8a774a1-hihope-rzg2m-rev2.dts(819 B)
📄 r8a774a1-hihope-rzg2m.dts(813 B)
📄 r8a774a1.dtsi(75.58 KB)
📄 r8a774b1-hihope-rzg2n-ex-idk-1110wr.dts(378 B)
📄 r8a774b1-hihope-rzg2n-ex.dts(393 B)
📄 r8a774b1-hihope-rzg2n-rev2-ex-idk-1110wr.dts(379 B)
📄 r8a774b1-hihope-rzg2n-rev2-ex.dts(401 B)
📄 r8a774b1-hihope-rzg2n-rev2.dts(849 B)
📄 r8a774b1-hihope-rzg2n.dts(843 B)
📄 r8a774b1.dtsi(71.83 KB)
📄 r8a774c0-cat874.dts(7.1 KB)
📄 r8a774c0-ek874-idk-2121wr.dts(1.95 KB)
📄 r8a774c0-ek874-mipi-2.1.dts(1.37 KB)
📄 r8a774c0-ek874.dts(375 B)
📄 r8a774c0.dtsi(55.95 KB)
📄 r8a774e1-hihope-rzg2h-ex.dts(365 B)
📄 r8a774e1-hihope-rzg2h.dts(574 B)
📄 r8a774e1.dtsi(45.44 KB)
📄 r8a77950-salvator-x.dts(2.55 KB)
📄 r8a77950-ulcb-kf.dts(398 B)
📄 r8a77950-ulcb.dts(792 B)
📄 r8a77950.dtsi(5.95 KB)
📄 r8a77951-salvator-x.dts(2.55 KB)
📄 r8a77951-salvator-xs.dts(3.66 KB)
📄 r8a77951-ulcb-kf.dts(398 B)
📄 r8a77951-ulcb.dts(1.06 KB)
📄 r8a77951.dtsi(89.79 KB)
📄 r8a77960-salvator-x.dts(1.48 KB)
📄 r8a77960-salvator-xs.dts(1.51 KB)
📄 r8a77960-ulcb-kf.dts(398 B)
📄 r8a77960-ulcb.dts(836 B)
📄 r8a77960.dtsi(80.41 KB)
📄 r8a77961-salvator-xs.dts(690 B)
📄 r8a77961-ulcb.dts(673 B)
📄 r8a77961.dtsi(44.21 KB)
📄 r8a77965-salvator-x.dts(1.36 KB)
📄 r8a77965-salvator-xs.dts(1.63 KB)
📄 r8a77965-ulcb-kf.dts(402 B)
📄 r8a77965-ulcb.dts(748 B)
📄 r8a77965.dtsi(72.39 KB)
📄 r8a77970-eagle.dts(4.32 KB)
📄 r8a77970-v3msk.dts(4.96 KB)
📄 r8a77970.dtsi(33.43 KB)
📄 r8a77980-condor.dts(5.87 KB)
📄 r8a77980-v3hsk.dts(4.7 KB)
📄 r8a77980.dtsi(43.38 KB)
📄 r8a77990-ebisu.dts(13.34 KB)
📄 r8a77990.dtsi(55.25 KB)
📄 r8a77995-draak.dts(8.59 KB)
📄 r8a77995.dtsi(32.24 KB)
📄 rzg2-advantech-idk-1110wr-panel.dtsi(734 B)
📄 salvator-common.dtsi(15.95 KB)
📄 salvator-x.dtsi(505 B)
📄 salvator-xs.dtsi(530 B)
📄 ulcb-kf.dtsi(6.77 KB)
📄 ulcb.dtsi(8.81 KB)

Editing: r8a77995-draak.dts

// SPDX-License-Identifier: GPL-2.0
/*
 * Device Tree Source for the Draak board
 *
 * Copyright (C) 2016-2018 Renesas Electronics Corp.
 * Copyright (C) 2017 Glider bvba
 */

/dts-v1/;
#include "r8a77995.dtsi"
#include <dt-bindings/gpio/gpio.h>

/ {
	model = "Renesas Draak board based on r8a77995";
	compatible = "renesas,draak", "renesas,r8a77995";

aliases {
		serial0 = &scif2;
		ethernet0 = &avb;
	};

backlight: backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 50000>;

brightness-levels = <512 511 505 494 473 440 392 327 241 133 0>;
		default-brightness-level = <10>;

power-supply = <&reg_12p0v>;
		enable-gpios = <&gpio4 0 GPIO_ACTIVE_HIGH>;
	};

chosen {
		bootargs = "ignore_loglevel rw root=/dev/nfs ip=on";
		stdout-path = "serial0:115200n8";
	};

composite-in {
		compatible = "composite-video-connector";

port {
			composite_con_in: endpoint {
				remote-endpoint = <&adv7180_in>;
			};
		};
	};

hdmi-in {
		compatible = "hdmi-connector";
		type = "a";

port {
			hdmi_con_in: endpoint {
				remote-endpoint = <&adv7612_in>;
			};
		};
	};

hdmi-out {
		compatible = "hdmi-connector";
		type = "a";

port {
			hdmi_con_out: endpoint {
				remote-endpoint = <&adv7511_out>;
			};
		};
	};

lvds-decoder {
		compatible = "thine,thc63lvd1024";
		vcc-supply = <&reg_3p3v>;

ports {
			#address-cells = <1>;
			#size-cells = <0>;

port@0 {
				reg = <0>;
				thc63lvd1024_in: endpoint {
					remote-endpoint = <&lvds0_out>;
				};
			};

port@2 {
				reg = <2>;
				thc63lvd1024_out: endpoint {
					remote-endpoint = <&adv7511_in>;
				};
			};
		};
	};

memory@48000000 {
		device_type = "memory";
		/* first 128MB is reserved for secure area. */
		reg = <0x0 0x48000000 0x0 0x18000000>;
	};

reg_1p8v: regulator-1p8v {
		compatible = "regulator-fixed";
		regulator-name = "fixed-1.8V";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		regulator-boot-on;
		regulator-always-on;
	};

reg_3p3v: regulator-3p3v {
		compatible = "regulator-fixed";
		regulator-name = "fixed-3.3V";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-boot-on;
		regulator-always-on;
	};

reg_12p0v: regulator-12p0v {
		compatible = "regulator-fixed";
		regulator-name = "D12.0V";
		regulator-min-microvolt = <12000000>;
		regulator-max-microvolt = <12000000>;
		regulator-boot-on;
		regulator-always-on;
	};

vga {
		compatible = "vga-connector";

port {
			vga_in: endpoint {
				remote-endpoint = <&adv7123_out>;
			};
		};
	};

vga-encoder {
		compatible = "adi,adv7123";

ports {
			#address-cells = <1>;
			#size-cells = <0>;

port@0 {
				reg = <0>;
				adv7123_in: endpoint {
					remote-endpoint = <&du_out_rgb>;
				};
			};
			port@1 {
				reg = <1>;
				adv7123_out: endpoint {
					remote-endpoint = <&vga_in>;
				};
			};
		};
	};

x12_clk: x12 {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <74250000>;
	};
};

&avb {
	pinctrl-0 = <&avb0_pins>;
	pinctrl-names = "default";
	renesas,no-ether-link;
	phy-handle = <&phy0>;
	status = "okay";

phy0: ethernet-phy@0 {
		rxc-skew-ps = <1500>;
		reg = <0>;
		interrupt-parent = <&gpio5>;
		interrupts = <19 IRQ_TYPE_LEVEL_LOW>;
		/*
		 * TX clock internal delay mode is required for reliable
		 * 1Gbps communication using the KSZ9031RNX phy present on
		 * the Draak board, however, TX clock internal delay mode
		 * isn't supported on r8a77995.  Thus, limit speed to
		 * 100Mbps for reliable communication.
		 */
		max-speed = <100>;
	};
};

&can0 {
	pinctrl-0 = <&can0_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&can1 {
	pinctrl-0 = <&can1_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&du {
	pinctrl-0 = <&du_pins>;
	pinctrl-names = "default";
	status = "okay";

clocks = <&cpg CPG_MOD 724>,
		 <&cpg CPG_MOD 723>,
		 <&x12_clk>;
	clock-names = "du.0", "du.1", "dclkin.0";

ports {
		port@0 {
			endpoint {
				remote-endpoint = <&adv7123_in>;
			};
		};
	};
};

&ehci0 {
	dr_mode = "host";
	status = "okay";
};

&extal_clk {
	clock-frequency = <48000000>;
};

&hsusb {
	dr_mode = "host";
	status = "okay";
};

&i2c0 {
	pinctrl-0 = <&i2c0_pins>;
	pinctrl-names = "default";
	status = "okay";

composite-in@20 {
		compatible = "adi,adv7180cp";
		reg = <0x20>;

ports {
			#address-cells = <1>;
			#size-cells = <0>;

port@0 {
				reg = <0>;
				adv7180_in: endpoint {
					remote-endpoint = <&composite_con_in>;
				};
			};

port@3 {
				reg = <3>;

/*
				 * The VIN4 video input path is shared between
				 * CVBS and HDMI inputs through SW[49-53]
				 * switches.
				 *
				 * CVBS is the default selection, link it to
				 * VIN4 here.
				 */
				adv7180_out: endpoint {
					remote-endpoint = <&vin4_in>;
				};
			};
		};

};

hdmi-encoder@39 {
		compatible = "adi,adv7511w";
		reg = <0x39>, <0x3f>, <0x3c>, <0x38>;
		reg-names = "main", "edid", "cec", "packet";
		interrupt-parent = <&gpio1>;
		interrupts = <28 IRQ_TYPE_LEVEL_LOW>;

/* Depends on LVDS */
		max-clock = <135000000>;
		min-vrefresh = <50>;

adi,input-depth = <8>;
		adi,input-colorspace = "rgb";
		adi,input-clock = "1x";

ports {
			#address-cells = <1>;
			#size-cells = <0>;

port@0 {
				reg = <0>;
				adv7511_in: endpoint {
					remote-endpoint = <&thc63lvd1024_out>;
				};
			};

port@1 {
				reg = <1>;
				adv7511_out: endpoint {
					remote-endpoint = <&hdmi_con_out>;
				};
			};
		};
	};

hdmi-decoder@4c {
		compatible = "adi,adv7612";
		reg = <0x4c>;
		default-input = <0>;

ports {
			#address-cells = <1>;
			#size-cells = <0>;

port@0 {
				reg = <0>;

adv7612_in: endpoint {
					remote-endpoint = <&hdmi_con_in>;
				};
			};

port@2 {
				reg = <2>;

/*
				 * The VIN4 video input path is shared between
				 * CVBS and HDMI inputs through SW[49-53]
				 * switches.
				 *
				 * CVBS is the default selection, leave HDMI
				 * not connected here.
				 */
				adv7612_out: endpoint {
					pclk-sample = <0>;
					hsync-active = <0>;
					vsync-active = <0>;
				};
			};
		};
	};

eeprom@50 {
		compatible = "rohm,br24t01", "atmel,24c01";
		reg = <0x50>;
		pagesize = <8>;
	};
};

&i2c1 {
	pinctrl-0 = <&i2c1_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&lvds0 {
	status = "okay";

clocks = <&cpg CPG_MOD 727>,
		 <&x12_clk>,
		 <&extal_clk>;
	clock-names = "fck", "dclkin.0", "extal";

ports {
		port@1 {
			lvds0_out: endpoint {
				remote-endpoint = <&thc63lvd1024_in>;
			};
		};
	};
};

&lvds1 {
	/*
	 * Even though the LVDS1 output is not connected, the encoder must be
	 * enabled to supply a pixel clock to the DU for the DPAD output when
	 * LVDS0 is in use.
	 */
	status = "okay";

clocks = <&cpg CPG_MOD 727>,
		 <&x12_clk>,
		 <&extal_clk>;
	clock-names = "fck", "dclkin.0", "extal";
};

&ohci0 {
	dr_mode = "host";
	status = "okay";
};

&pfc {
	avb0_pins: avb {
		mux {
			groups = "avb0_link", "avb0_mdio", "avb0_mii";
			function = "avb0";
		};
	};

can0_pins: can0 {
		groups = "can0_data_a";
		function = "can0";
	};

can1_pins: can1 {
		groups = "can1_data_a";
		function = "can1";
	};

du_pins: du {
		groups = "du_rgb888", "du_sync", "du_disp", "du_clk_out_0";
		function = "du";
	};

i2c0_pins: i2c0 {
		groups = "i2c0";
		function = "i2c0";
	};

i2c1_pins: i2c1 {
		groups = "i2c1";
		function = "i2c1";
	};

pwm0_pins: pwm0 {
		groups = "pwm0_c";
		function = "pwm0";
	};

pwm1_pins: pwm1 {
		groups = "pwm1_c";
		function = "pwm1";
	};

scif2_pins: scif2 {
		groups = "scif2_data";
		function = "scif2";
	};

sdhi2_pins: sd2 {
		groups = "mmc_data8", "mmc_ctrl";
		function = "mmc";
		power-source = <1800>;
	};

sdhi2_pins_uhs: sd2_uhs {
		groups = "mmc_data8", "mmc_ctrl";
		function = "mmc";
		power-source = <1800>;
	};

usb0_pins: usb0 {
		groups = "usb0";
		function = "usb0";
	};

vin4_pins_cvbs: vin4 {
		groups = "vin4_data8", "vin4_sync", "vin4_clk";
		function = "vin4";
	};
};

&pwm0 {
	pinctrl-0 = <&pwm0_pins>;
	pinctrl-names = "default";

status = "okay";
};

&pwm1 {
	pinctrl-0 = <&pwm1_pins>;
	pinctrl-names = "default";

status = "okay";
};

&rwdt {
	timeout-sec = <60>;
	status = "okay";
};

&scif2 {
	pinctrl-0 = <&scif2_pins>;
	pinctrl-names = "default";

status = "okay";
};

&sdhi2 {
	/* used for on-board eMMC */
	pinctrl-0 = <&sdhi2_pins>;
	pinctrl-1 = <&sdhi2_pins_uhs>;
	pinctrl-names = "default", "state_uhs";

vmmc-supply = <&reg_3p3v>;
	vqmmc-supply = <&reg_1p8v>;
	bus-width = <8>;
	mmc-hs200-1_8v;
	non-removable;
	status = "okay";
};

&usb2_phy0 {
	pinctrl-0 = <&usb0_pins>;
	pinctrl-names = "default";

renesas,no-otg-pins;
	status = "okay";
};

&vin4 {
	pinctrl-0 = <&vin4_pins_cvbs>;
	pinctrl-names = "default";

status = "okay";

ports {
		port {
			vin4_in: endpoint {
				remote-endpoint = <&adv7180_out>;
			};
		};
	};
};

003 File Manager

Editing: r8a77995-draak.dts

Upload File

Create Folder