003 File Manager
Current Path:
/usr/src/sys/contrib/device-tree/src/arm64/rockchip
usr
/
src
/
sys
/
contrib
/
device-tree
/
src
/
arm64
/
rockchip
/
📁
..
📄
px30-evb.dts
(10.75 KB)
📄
px30.dtsi
(53.88 KB)
📄
rk3308-evb.dts
(4.62 KB)
📄
rk3308-roc-cc.dts
(3.63 KB)
📄
rk3308.dtsi
(38.04 KB)
📄
rk3326-odroid-go2.dts
(11.47 KB)
📄
rk3326.dtsi
(285 B)
📄
rk3328-a1.dts
(6.74 KB)
📄
rk3328-evb.dts
(5.4 KB)
📄
rk3328-roc-cc.dts
(6.96 KB)
📄
rk3328-rock64.dts
(7.46 KB)
📄
rk3328.dtsi
(45.94 KB)
📄
rk3368-evb-act8846.dts
(3.1 KB)
📄
rk3368-evb.dtsi
(5.15 KB)
📄
rk3368-geekbox.dts
(5.55 KB)
📄
rk3368-lion-haikou.dts
(2.71 KB)
📄
rk3368-lion.dtsi
(5.72 KB)
📄
rk3368-orion-r68-meta.dts
(7.06 KB)
📄
rk3368-px5-evb.dts
(5.49 KB)
📄
rk3368-r88.dts
(6.69 KB)
📄
rk3368.dtsi
(29.79 KB)
📄
rk3399-evb.dts
(10.03 KB)
📄
rk3399-ficus.dts
(3.22 KB)
📄
rk3399-firefly.dts
(16.14 KB)
📄
rk3399-gru-bob.dts
(1.71 KB)
📄
rk3399-gru-chromebook.dtsi
(8.09 KB)
📄
rk3399-gru-kevin.dts
(7.25 KB)
📄
rk3399-gru-scarlet-inx.dts
(1.1 KB)
📄
rk3399-gru-scarlet-kd.dts
(1.14 KB)
📄
rk3399-gru-scarlet.dtsi
(12.54 KB)
📄
rk3399-gru.dtsi
(17.21 KB)
📄
rk3399-hugsun-x99.dts
(14.81 KB)
📄
rk3399-khadas-edge-captain.dts
(441 B)
📄
rk3399-khadas-edge-v.dts
(429 B)
📄
rk3399-khadas-edge.dts
(266 B)
📄
rk3399-khadas-edge.dtsi
(15.22 KB)
📄
rk3399-leez-p710.dts
(12.47 KB)
📄
rk3399-nanopc-t4.dts
(2.46 KB)
📄
rk3399-nanopi-m4.dts
(1.25 KB)
📄
rk3399-nanopi-neo4.dts
(934 B)
📄
rk3399-nanopi4.dtsi
(14.55 KB)
📄
rk3399-op1-opp.dtsi
(2.5 KB)
📄
rk3399-opp.dtsi
(2.34 KB)
📄
rk3399-orangepi.dts
(16.3 KB)
📄
rk3399-pinebook-pro.dts
(22.45 KB)
📄
rk3399-puma-haikou.dts
(4.74 KB)
📄
rk3399-puma.dtsi
(10.59 KB)
📄
rk3399-roc-pc-mezzanine.dts
(2.04 KB)
📄
rk3399-roc-pc.dts
(261 B)
📄
rk3399-roc-pc.dtsi
(16.06 KB)
📄
rk3399-rock-pi-4.dts
(14.52 KB)
📄
rk3399-rock960.dts
(3.18 KB)
📄
rk3399-rock960.dtsi
(12.75 KB)
📄
rk3399-rockpro64-v2.dts
(658 B)
📄
rk3399-rockpro64.dts
(658 B)
📄
rk3399-rockpro64.dtsi
(16.03 KB)
📄
rk3399-sapphire-excavator.dts
(5.07 KB)
📄
rk3399-sapphire.dts
(259 B)
📄
rk3399-sapphire.dtsi
(12.35 KB)
📄
rk3399.dtsi
(64.02 KB)
📄
rk3399pro-rock-pi-n10.dts
(524 B)
📄
rk3399pro-vmarc-som.dtsi
(9.16 KB)
📄
rk3399pro.dtsi
(487 B)
Editing: rk3399-roc-pc-mezzanine.dts
// SPDX-License-Identifier: (GPL-2.0+ OR MIT) /* * Copyright (c) 2017 T-Chip Intelligent Technology Co., Ltd * Copyright (c) 2019 Markus Reichl <m.reichl@fivetechno.de> */ /dts-v1/; #include "rk3399-roc-pc.dtsi" / { model = "Firefly ROC-RK3399-PC Mezzanine Board"; compatible = "firefly,roc-rk3399-pc-mezzanine", "rockchip,rk3399"; vcc3v3_ngff: vcc3v3-ngff { compatible = "regulator-fixed"; regulator-name = "vcc3v3_ngff"; enable-active-high; gpio = <&gpio4 RK_PD3 GPIO_ACTIVE_HIGH>; pinctrl-names = "default"; pinctrl-0 = <&vcc3v3_ngff_en>; regulator-always-on; regulator-boot-on; regulator-min-microvolt = <3300000>; regulator-max-microvolt = <3300000>; vin-supply = <&dc_12v>; }; vcc3v3_pcie: vcc3v3-pcie { compatible = "regulator-fixed"; regulator-name = "vcc3v3_pcie"; enable-active-high; gpio = <&gpio1 RK_PC1 GPIO_ACTIVE_HIGH>; pinctrl-names = "default"; pinctrl-0 = <&vcc3v3_pcie_en>; regulator-min-microvolt = <3300000>; regulator-max-microvolt = <3300000>; vin-supply = <&dc_12v>; }; }; &pcie_phy { status = "okay"; }; &pcie0 { ep-gpios = <&gpio4 RK_PD1 GPIO_ACTIVE_HIGH>; num-lanes = <4>; pinctrl-names = "default"; pinctrl-0 = <&pcie_perst>; vpcie3v3-supply = <&vcc3v3_pcie>; vpcie1v8-supply = <&vcc1v8_pmu>; vpcie0v9-supply = <&vcca_0v9>; status = "okay"; }; &pinctrl { ngff { vcc3v3_ngff_en: vcc3v3-ngff-en { rockchip,pins = <4 RK_PD3 RK_FUNC_GPIO &pcfg_pull_none>; }; }; pcie { vcc3v3_pcie_en: vcc3v3-pcie-en { rockchip,pins = <1 RK_PC1 RK_FUNC_GPIO &pcfg_pull_none>; }; pcie_perst: pcie-perst { rockchip,pins = <4 RK_PD1 RK_FUNC_GPIO &pcfg_pull_none>; }; }; }; &sdio0 { bus-width = <4>; cap-sd-highspeed; cap-sdio-irq; keep-power-in-suspend; mmc-pwrseq = <&sdio_pwrseq>; non-removable; pinctrl-names = "default"; pinctrl-0 = <&sdio0_bus4 &sdio0_cmd &sdio0_clk>; sd-uhs-sdr104; vmmc-supply = <&vcc3v3_ngff>; vqmmc-supply = <&vcc_1v8>; status = "okay"; }; &uart0 { pinctrl-names = "default"; pinctrl-0 = <&uart0_xfer &uart0_cts &uart0_rts>; status = "okay"; };
Upload File
Create Folder