File Manager

003 File Manager

Current Path: /usr/src/sys/contrib/device-tree/src/arm64/renesas

usr / src / sys / contrib / device-tree / src / arm64 / renesas /

📁 ..
📄 aistarvision-mipi-adapter-2.1.dtsi(2.02 KB)
📄 beacon-renesom-baseboard.dtsi(13.39 KB)
📄 beacon-renesom-som.dtsi(5.68 KB)
📄 cat875.dtsi(1009 B)
📄 hihope-common.dtsi(5.78 KB)
📄 hihope-rev2.dtsi(1.56 KB)
📄 hihope-rev4.dtsi(2.81 KB)
📄 hihope-rzg2-ex-lvds.dtsi(846 B)
📄 hihope-rzg2-ex.dtsi(1.45 KB)
📄 r8a774a1-beacon-rzg2m-kit.dts(537 B)
📄 r8a774a1-hihope-rzg2m-ex-idk-1110wr.dts(373 B)
📄 r8a774a1-hihope-rzg2m-ex.dts(494 B)
📄 r8a774a1-hihope-rzg2m-rev2-ex-idk-1110wr.dts(374 B)
📄 r8a774a1-hihope-rzg2m-rev2-ex.dts(502 B)
📄 r8a774a1-hihope-rzg2m-rev2.dts(819 B)
📄 r8a774a1-hihope-rzg2m.dts(813 B)
📄 r8a774a1.dtsi(75.58 KB)
📄 r8a774b1-hihope-rzg2n-ex-idk-1110wr.dts(378 B)
📄 r8a774b1-hihope-rzg2n-ex.dts(393 B)
📄 r8a774b1-hihope-rzg2n-rev2-ex-idk-1110wr.dts(379 B)
📄 r8a774b1-hihope-rzg2n-rev2-ex.dts(401 B)
📄 r8a774b1-hihope-rzg2n-rev2.dts(849 B)
📄 r8a774b1-hihope-rzg2n.dts(843 B)
📄 r8a774b1.dtsi(71.83 KB)
📄 r8a774c0-cat874.dts(7.1 KB)
📄 r8a774c0-ek874-idk-2121wr.dts(1.95 KB)
📄 r8a774c0-ek874-mipi-2.1.dts(1.37 KB)
📄 r8a774c0-ek874.dts(375 B)
📄 r8a774c0.dtsi(55.95 KB)
📄 r8a774e1-hihope-rzg2h-ex.dts(365 B)
📄 r8a774e1-hihope-rzg2h.dts(574 B)
📄 r8a774e1.dtsi(45.44 KB)
📄 r8a77950-salvator-x.dts(2.55 KB)
📄 r8a77950-ulcb-kf.dts(398 B)
📄 r8a77950-ulcb.dts(792 B)
📄 r8a77950.dtsi(5.95 KB)
📄 r8a77951-salvator-x.dts(2.55 KB)
📄 r8a77951-salvator-xs.dts(3.66 KB)
📄 r8a77951-ulcb-kf.dts(398 B)
📄 r8a77951-ulcb.dts(1.06 KB)
📄 r8a77951.dtsi(89.79 KB)
📄 r8a77960-salvator-x.dts(1.48 KB)
📄 r8a77960-salvator-xs.dts(1.51 KB)
📄 r8a77960-ulcb-kf.dts(398 B)
📄 r8a77960-ulcb.dts(836 B)
📄 r8a77960.dtsi(80.41 KB)
📄 r8a77961-salvator-xs.dts(690 B)
📄 r8a77961-ulcb.dts(673 B)
📄 r8a77961.dtsi(44.21 KB)
📄 r8a77965-salvator-x.dts(1.36 KB)
📄 r8a77965-salvator-xs.dts(1.63 KB)
📄 r8a77965-ulcb-kf.dts(402 B)
📄 r8a77965-ulcb.dts(748 B)
📄 r8a77965.dtsi(72.39 KB)
📄 r8a77970-eagle.dts(4.32 KB)
📄 r8a77970-v3msk.dts(4.96 KB)
📄 r8a77970.dtsi(33.43 KB)
📄 r8a77980-condor.dts(5.87 KB)
📄 r8a77980-v3hsk.dts(4.7 KB)
📄 r8a77980.dtsi(43.38 KB)
📄 r8a77990-ebisu.dts(13.34 KB)
📄 r8a77990.dtsi(55.25 KB)
📄 r8a77995-draak.dts(8.59 KB)
📄 r8a77995.dtsi(32.24 KB)
📄 rzg2-advantech-idk-1110wr-panel.dtsi(734 B)
📄 salvator-common.dtsi(15.95 KB)
📄 salvator-x.dtsi(505 B)
📄 salvator-xs.dtsi(530 B)
📄 ulcb-kf.dtsi(6.77 KB)
📄 ulcb.dtsi(8.81 KB)

Editing: ulcb.dtsi

// SPDX-License-Identifier: GPL-2.0
/*
 * Device Tree Source for the R-Car Gen3 ULCB board
 *
 * Copyright (C) 2016 Renesas Electronics Corp.
 * Copyright (C) 2016 Cogent Embedded, Inc.
 */

/*
 * SSI-AK4613
 *	aplay   -D plughw:0,0 xxx.wav
 *	arecord -D plughw:0,0 xxx.wav
 * SSI-HDMI
 *	aplay   -D plughw:0,1 xxx.wav
 */

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	model = "Renesas R-Car Gen3 ULCB board";

aliases {
		serial0 = &scif2;
		ethernet0 = &avb;
	};

chosen {
		bootargs = "ignore_loglevel rw root=/dev/nfs ip=on";
		stdout-path = "serial0:115200n8";
	};

audio_clkout: audio-clkout {
		/*
		 * This is same as <&rcar_sound 0>
		 * but needed to avoid cs2000/rcar_sound probe dead-lock
		 */
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <12288000>;
	};

hdmi0-out {
		compatible = "hdmi-connector";
		type = "a";

port {
			hdmi0_con: endpoint {
			};
		};
	};

keyboard {
		compatible = "gpio-keys";

key-1 {
			linux,code = <KEY_1>;
			label = "SW3";
			wakeup-source;
			debounce-interval = <20>;
			gpios = <&gpio6 11 GPIO_ACTIVE_LOW>;
		};
	};

leds {
		compatible = "gpio-leds";

led5 {
			gpios = <&gpio6 12 GPIO_ACTIVE_HIGH>;
		};
		led6 {
			gpios = <&gpio6 13 GPIO_ACTIVE_HIGH>;
		};
	};

reg_1p8v: regulator0 {
		compatible = "regulator-fixed";
		regulator-name = "fixed-1.8V";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		regulator-boot-on;
		regulator-always-on;
	};

reg_3p3v: regulator1 {
		compatible = "regulator-fixed";
		regulator-name = "fixed-3.3V";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-boot-on;
		regulator-always-on;
	};

sound_card: sound {
		compatible = "audio-graph-card";
		label = "rcar-sound";

dais = <&rsnd_port0	/* ak4613 */
			&rsnd_port1	/* HDMI0  */
			>;
	};

vcc_sdhi0: regulator-vcc-sdhi0 {
		compatible = "regulator-fixed";

regulator-name = "SDHI0 Vcc";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;

gpio = <&gpio5 2 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

vccq_sdhi0: regulator-vccq-sdhi0 {
		compatible = "regulator-gpio";

regulator-name = "SDHI0 VccQ";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <3300000>;

gpios = <&gpio5 1 GPIO_ACTIVE_HIGH>;
		gpios-states = <1>;
		states = <3300000 1>, <1800000 0>;
	};

x12_clk: x12 {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <24576000>;
	};

x23_clk: x23-clock {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <25000000>;
	};
};

&audio_clk_a {
	clock-frequency = <22579200>;
};

&avb {
	pinctrl-0 = <&avb_pins>;
	pinctrl-names = "default";
	phy-handle = <&phy0>;
	phy-mode = "rgmii-txid";
	status = "okay";

phy0: ethernet-phy@0 {
		rxc-skew-ps = <1500>;
		reg = <0>;
		interrupt-parent = <&gpio2>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;
		reset-gpios = <&gpio2 10 GPIO_ACTIVE_LOW>;
	};
};

&du {
	status = "okay";
};

&ehci1 {
	status = "okay";
};

&extal_clk {
	clock-frequency = <16666666>;
};

&extalr_clk {
	clock-frequency = <32768>;
};

&hdmi0 {
	status = "okay";

ports {
		port@1 {
			reg = <1>;
			rcar_dw_hdmi0_out: endpoint {
				remote-endpoint = <&hdmi0_con>;
			};
		};
		port@2 {
			reg = <2>;
			dw_hdmi0_snd_in: endpoint {
				remote-endpoint = <&rsnd_for_hdmi>;
			};
		};
	};
};

&hdmi0_con {
	remote-endpoint = <&rcar_dw_hdmi0_out>;
};

&i2c2 {
	pinctrl-0 = <&i2c2_pins>;
	pinctrl-names = "default";

status = "okay";

clock-frequency = <100000>;

ak4613: codec@10 {
		compatible = "asahi-kasei,ak4613";
		#sound-dai-cells = <0>;
		reg = <0x10>;
		clocks = <&rcar_sound 3>;

asahi-kasei,in1-single-end;
		asahi-kasei,in2-single-end;
		asahi-kasei,out1-single-end;
		asahi-kasei,out2-single-end;
		asahi-kasei,out3-single-end;
		asahi-kasei,out4-single-end;
		asahi-kasei,out5-single-end;
		asahi-kasei,out6-single-end;

port {
			ak4613_endpoint: endpoint {
				remote-endpoint = <&rsnd_for_ak4613>;
			};
		};
	};

cs2000: clk-multiplier@4f {
		#clock-cells = <0>;
		compatible = "cirrus,cs2000-cp";
		reg = <0x4f>;
		clocks = <&audio_clkout>, <&x12_clk>;
		clock-names = "clk_in", "ref_clk";

assigned-clocks = <&cs2000>;
		assigned-clock-rates = <24576000>; /* 1/1 divide */
	};
};

&i2c4 {
	status = "okay";

clock-frequency = <400000>;

versaclock5: clock-generator@6a {
		compatible = "idt,5p49v5925";
		reg = <0x6a>;
		#clock-cells = <1>;
		clocks = <&x23_clk>;
		clock-names = "xin";
	};
};

&i2c_dvfs {
	status = "okay";

clock-frequency = <400000>;

pmic: pmic@30 {
		pinctrl-0 = <&irq0_pins>;
		pinctrl-names = "default";

compatible = "rohm,bd9571mwv";
		reg = <0x30>;
		interrupt-parent = <&intc_ex>;
		interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
		interrupt-controller;
		#interrupt-cells = <2>;
		gpio-controller;
		#gpio-cells = <2>;
		rohm,ddr-backup-power = <0xf>;
		rohm,rstbmode-pulse;

regulators {
			dvfs: dvfs {
				regulator-name = "dvfs";
				regulator-min-microvolt = <750000>;
				regulator-max-microvolt = <1030000>;
				regulator-boot-on;
				regulator-always-on;
			};
		};
	};
};

&ohci1 {
	status = "okay";
};

&pfc {
	pinctrl-0 = <&scif_clk_pins>;
	pinctrl-names = "default";

avb_pins: avb {
		mux {
			groups = "avb_link", "avb_mdio", "avb_mii";
			function = "avb";
		};

pins_mdio {
			groups = "avb_mdio";
			drive-strength = <24>;
		};

pins_mii_tx {
			pins = "PIN_AVB_TX_CTL", "PIN_AVB_TXC", "PIN_AVB_TD0",
			       "PIN_AVB_TD1", "PIN_AVB_TD2", "PIN_AVB_TD3";
			drive-strength = <12>;
		};
	};

i2c2_pins: i2c2 {
		groups = "i2c2_a";
		function = "i2c2";
	};

irq0_pins: irq0 {
		groups = "intc_ex_irq0";
		function = "intc_ex";
	};

scif2_pins: scif2 {
		groups = "scif2_data_a";
		function = "scif2";
	};

scif_clk_pins: scif_clk {
		groups = "scif_clk_a";
		function = "scif_clk";
	};

sdhi0_pins: sd0 {
		groups = "sdhi0_data4", "sdhi0_ctrl";
		function = "sdhi0";
		power-source = <3300>;
	};

sdhi0_pins_uhs: sd0_uhs {
		groups = "sdhi0_data4", "sdhi0_ctrl";
		function = "sdhi0";
		power-source = <1800>;
	};

sdhi2_pins: sd2 {
		groups = "sdhi2_data8", "sdhi2_ctrl", "sdhi2_ds";
		function = "sdhi2";
		power-source = <1800>;
	};

sound_pins: sound {
		groups = "ssi01239_ctrl", "ssi0_data", "ssi1_data_a";
		function = "ssi";
	};

sound_clk_pins: sound-clk {
		groups = "audio_clk_a_a", "audio_clk_b_a", "audio_clk_c_a",
			 "audio_clkout_a", "audio_clkout3_a";
		function = "audio_clk";
	};

usb1_pins: usb1 {
		groups = "usb1";
		function = "usb1";
	};
};

&rcar_sound {
	pinctrl-0 = <&sound_pins &sound_clk_pins>;
	pinctrl-names = "default";

/* Single DAI */
	#sound-dai-cells = <0>;

/* audio_clkout0/1/2/3 */
	#clock-cells = <1>;
	clock-frequency = <12288000 11289600>;

status = "okay";

/* update <audio_clk_b> to <cs2000> */
	clocks = <&cpg CPG_MOD 1005>,
		 <&cpg CPG_MOD 1006>, <&cpg CPG_MOD 1007>,
		 <&cpg CPG_MOD 1008>, <&cpg CPG_MOD 1009>,
		 <&cpg CPG_MOD 1010>, <&cpg CPG_MOD 1011>,
		 <&cpg CPG_MOD 1012>, <&cpg CPG_MOD 1013>,
		 <&cpg CPG_MOD 1014>, <&cpg CPG_MOD 1015>,
		 <&cpg CPG_MOD 1022>, <&cpg CPG_MOD 1023>,
		 <&cpg CPG_MOD 1024>, <&cpg CPG_MOD 1025>,
		 <&cpg CPG_MOD 1026>, <&cpg CPG_MOD 1027>,
		 <&cpg CPG_MOD 1028>, <&cpg CPG_MOD 1029>,
		 <&cpg CPG_MOD 1030>, <&cpg CPG_MOD 1031>,
		 <&cpg CPG_MOD 1020>, <&cpg CPG_MOD 1021>,
		 <&cpg CPG_MOD 1020>, <&cpg CPG_MOD 1021>,
		 <&cpg CPG_MOD 1019>, <&cpg CPG_MOD 1018>,
		 <&audio_clk_a>, <&cs2000>,
		 <&audio_clk_c>,
		 <&cpg CPG_CORE CPG_AUDIO_CLK_I>;

ports {
		#address-cells = <1>;
		#size-cells = <0>;
		rsnd_port0: port@0 {
			reg = <0>;
			rsnd_for_ak4613: endpoint {
				remote-endpoint = <&ak4613_endpoint>;

dai-format = "left_j";
				bitclock-master = <&rsnd_for_ak4613>;
				frame-master = <&rsnd_for_ak4613>;

playback = <&ssi0 &src0 &dvc0>;
				capture  = <&ssi1 &src1 &dvc1>;
			};
		};
		rsnd_port1: port@1 {
			reg = <1>;
			rsnd_for_hdmi: endpoint {
				remote-endpoint = <&dw_hdmi0_snd_in>;

dai-format = "i2s";
				bitclock-master = <&rsnd_for_hdmi>;
				frame-master = <&rsnd_for_hdmi>;

playback = <&ssi2>;
			};
		};
	};
};

&rwdt {
	timeout-sec = <60>;
	status = "okay";
};

&scif2 {
	pinctrl-0 = <&scif2_pins>;
	pinctrl-names = "default";

status = "okay";
};

&scif_clk {
	clock-frequency = <14745600>;
};

&sdhi0 {
	pinctrl-0 = <&sdhi0_pins>;
	pinctrl-1 = <&sdhi0_pins_uhs>;
	pinctrl-names = "default", "state_uhs";

vmmc-supply = <&vcc_sdhi0>;
	vqmmc-supply = <&vccq_sdhi0>;
	cd-gpios = <&gpio3 12 GPIO_ACTIVE_LOW>;
	bus-width = <4>;
	sd-uhs-sdr50;
	sd-uhs-sdr104;
	status = "okay";
};

&sdhi2 {
	/* used for on-board 8bit eMMC */
	pinctrl-0 = <&sdhi2_pins>;
	pinctrl-1 = <&sdhi2_pins>;
	pinctrl-names = "default", "state_uhs";

vmmc-supply = <&reg_3p3v>;
	vqmmc-supply = <&reg_1p8v>;
	bus-width = <8>;
	mmc-hs200-1_8v;
	mmc-hs400-1_8v;
	non-removable;
	status = "okay";
};

&ssi1 {
	shared-pin;
};

&usb2_phy1 {
	pinctrl-0 = <&usb1_pins>;
	pinctrl-names = "default";

status = "okay";
};

003 File Manager

Editing: ulcb.dtsi

Upload File

Create Folder